OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0/] - Rev 1016

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1016 64 bytes is the smallest packet size. simons 8019d 03h /or1k/tags/stable_0_2_0/
1015 Host type was not recognized. simons 8019d 12h /or1k/tags/stable_0_2_0/
1014 added _JBLEN definition for or1k ivang 8020d 02h /or1k/tags/stable_0_2_0/
1013 ORP architecture supported. simons 8020d 04h /or1k/tags/stable_0_2_0/
1011 Removed some commented RTL. Fixed SR/ESR flag bug. lampret 8020d 21h /or1k/tags/stable_0_2_0/
1010 Import ivang 8025d 00h /or1k/tags/stable_0_2_0/
1009 Import ivang 8025d 01h /or1k/tags/stable_0_2_0/
1008 Import ivang 8025d 01h /or1k/tags/stable_0_2_0/
1007 Import ivang 8025d 01h /or1k/tags/stable_0_2_0/
1006 Import ivang 8025d 01h /or1k/tags/stable_0_2_0/
1005 Import ivang 8025d 02h /or1k/tags/stable_0_2_0/
1004 Now every ramdisk image should have init program. simons 8025d 10h /or1k/tags/stable_0_2_0/
1003 cuc temporary files are deleted upon exiting markom 8025d 10h /or1k/tags/stable_0_2_0/
1002 Now every ramdisk image should have init program. simons 8025d 10h /or1k/tags/stable_0_2_0/
1001 fixed load/store state machine verilog generation errors markom 8025d 10h /or1k/tags/stable_0_2_0/
1000 IC/DC cache enable routines fixed. simons 8025d 11h /or1k/tags/stable_0_2_0/
999 Now every ramdisk image should have init program. simons 8025d 12h /or1k/tags/stable_0_2_0/
998 added missing fout initialization markom 8025d 13h /or1k/tags/stable_0_2_0/
997 PRINTF should be used instead of printf; command redirection repaired markom 8025d 14h /or1k/tags/stable_0_2_0/
996 some minor bugs fixed markom 8026d 13h /or1k/tags/stable_0_2_0/
994 Store buffer has been tested and it works. BY default it is still disabled until uClinux confirms correct operation on FPGA board. lampret 8026d 21h /or1k/tags/stable_0_2_0/
993 Fixed IMMU bug. lampret 8026d 21h /or1k/tags/stable_0_2_0/
992 A bug when cache enabled and bus error comes fixed. simons 8027d 06h /or1k/tags/stable_0_2_0/
991 Different memory controller. simons 8027d 06h /or1k/tags/stable_0_2_0/
990 Test is now complete. simons 8027d 06h /or1k/tags/stable_0_2_0/
989 c++ is making problems so, for now, it is excluded. simons 8028d 14h /or1k/tags/stable_0_2_0/
988 ORP architecture supported. simons 8029d 05h /or1k/tags/stable_0_2_0/
987 ORP architecture supported. simons 8029d 13h /or1k/tags/stable_0_2_0/
986 outputs out of function are not registered anymore markom 8029d 13h /or1k/tags/stable_0_2_0/
985 DTLB translation doesn't work on or1ksim when IC/DC enabled. lampret 8030d 01h /or1k/tags/stable_0_2_0/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.