OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0/] - Rev 1037

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1037 First import of the new synopsys DC scripts. lampret 7979d 21h /or1k/tags/stable_0_2_0/
1036 Removed old synthesis scripts. lampret 7979d 22h /or1k/tags/stable_0_2_0/
1035 Added optional l.div/l.divu insns. By default they are disabled. lampret 7980d 10h /or1k/tags/stable_0_2_0/
1034 Fixed encoding for l.div/l.divu. lampret 7980d 14h /or1k/tags/stable_0_2_0/
1033 If SR[CY] implemented with OR1200_IMPL_ADDC enabled, l.add/l.addi also set SR[CY]. lampret 7980d 21h /or1k/tags/stable_0_2_0/
1032 Added optional SR[CY]. Added define to enable additional (compare) flag modifiers. Defines are OR1200_IMPL_ADDC and OR1200_ADDITIONAL_FLAG_MODIFIERS. lampret 7981d 11h /or1k/tags/stable_0_2_0/
1031 Setting phy to 10Mbps full duplex. simons 7982d 02h /or1k/tags/stable_0_2_0/
1030 Ethernet configured for 10Mbps. simons 7982d 23h /or1k/tags/stable_0_2_0/
1029 Typing error fixed. simons 7982d 23h /or1k/tags/stable_0_2_0/
1028 Import. ivang 7982d 23h /or1k/tags/stable_0_2_0/
1027 PRINTF/printf mess fixed. simons 7983d 07h /or1k/tags/stable_0_2_0/
1026 rtems-20020807 import ivang 7983d 17h /or1k/tags/stable_0_2_0/
1025 PRINTF/printf mess fixed. simons 7983d 20h /or1k/tags/stable_0_2_0/
1024 Mess with printf/PRINTF fixed. Ethernet test changed to support latest changes. simons 7984d 05h /or1k/tags/stable_0_2_0/
1023 Now most of the configuration registers are updatded automatically based on defines in or1200_defines.v. lampret 7984d 15h /or1k/tags/stable_0_2_0/
1022 As per Taylor Su suggestion all case blocks are full case by default and optionally (OR1200_CASE_DEFAULT) can be disabled to increase clock frequncy. lampret 7984d 18h /or1k/tags/stable_0_2_0/
1021 *** empty log message *** rherveille 7988d 20h /or1k/tags/stable_0_2_0/
1020 Fixed several bugs
Working version, tested on Bender hardware		 rherveille 7988d 20h /or1k/tags/stable_0_2_0/
1019 fixed some bugs detected by Bender hardware rherveille 7988d 21h /or1k/tags/stable_0_2_0/
1018 TX_BD_NUM register now contains a real number of transmit BDs (before this was n*2) simons 7989d 03h /or1k/tags/stable_0_2_0/
1017 TX_BD_NUM register now contains a real number of transmit BDs (before this was n*2) simons 7989d 04h /or1k/tags/stable_0_2_0/
1016 64 bytes is the smallest packet size. simons 7989d 20h /or1k/tags/stable_0_2_0/
1015 Host type was not recognized. simons 7990d 06h /or1k/tags/stable_0_2_0/
1014 added _JBLEN definition for or1k ivang 7990d 19h /or1k/tags/stable_0_2_0/
1013 ORP architecture supported. simons 7990d 21h /or1k/tags/stable_0_2_0/
1011 Removed some commented RTL. Fixed SR/ESR flag bug. lampret 7991d 15h /or1k/tags/stable_0_2_0/
1010 Import ivang 7995d 18h /or1k/tags/stable_0_2_0/
1009 Import ivang 7995d 18h /or1k/tags/stable_0_2_0/
1008 Import ivang 7995d 18h /or1k/tags/stable_0_2_0/
1007 Import ivang 7995d 19h /or1k/tags/stable_0_2_0/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.