OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0/] - Rev 156

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
156 File moved to opcode. simons 8412d 08h /or1k/tags/stable_0_2_0/
155 Update simons 8412d 08h /or1k/tags/stable_0_2_0/
154 Updated for new runtime environment chris 8418d 08h /or1k/tags/stable_0_2_0/
153 Writes to SPR_PC are now enabled chris 8418d 08h /or1k/tags/stable_0_2_0/
152 Breakpoint exceptions from single step are not printed now. chris 8418d 08h /or1k/tags/stable_0_2_0/
151 Typo in the previous commit. Sorry. chris 8418d 08h /or1k/tags/stable_0_2_0/
150 Fixed some single stepping issues chris 8418d 08h /or1k/tags/stable_0_2_0/
149 Fixed bug where disassemble command caused a segmentation fault chris 8419d 11h /or1k/tags/stable_0_2_0/
148 Replace single stepping patch that got overwritten chris 8419d 11h /or1k/tags/stable_0_2_0/
147 Initial checkin of instructions chris 8420d 03h /or1k/tags/stable_0_2_0/
146 Mofications to work with or1ksim JTAG based simulation chris 8420d 03h /or1k/tags/stable_0_2_0/
145 Modifications necessary for functional gdb debugging interface chris 8420d 03h /or1k/tags/stable_0_2_0/
144 Modifications necessary for functional gdb interface chris 8420d 03h /or1k/tags/stable_0_2_0/
143 Modifications necessary to work with JTAG or1ksim simulator chris 8420d 03h /or1k/tags/stable_0_2_0/
142 Modifications for a functional gdb environment chris 8420d 03h /or1k/tags/stable_0_2_0/
141 Added l_trap() chris 8420d 03h /or1k/tags/stable_0_2_0/
140 Modifications to work with or1ksim JTAG simulator chris 8420d 03h /or1k/tags/stable_0_2_0/
139 Modifications for functional gdb chris 8420d 03h /or1k/tags/stable_0_2_0/
138 - on the fly insn decoding
- removed asm input file support
- removed string from execution
- speedup of loading
markom 8423d 06h /or1k/tags/stable_0_2_0/
137 Added TRAP exception chris 8424d 05h /or1k/tags/stable_0_2_0/
136 Fixed the DSR/DRR debug register definitions which were stored backwards chris 8424d 05h /or1k/tags/stable_0_2_0/
135 Fixed a couple of bugs related to updating registers over JTAG
during debugging.
chris 8424d 05h /or1k/tags/stable_0_2_0/
134 *** empty log message *** markom 8426d 05h /or1k/tags/stable_0_2_0/
133 moved header files to match other utilities
repaired l.sra and some other shifting instructions
started build_automata for binary instruction decode
markom 8426d 05h /or1k/tags/stable_0_2_0/
132 Added option for socket libraries under Solaris chris 8427d 03h /or1k/tags/stable_0_2_0/
131 Initial checkin of the Debug Unit register descriptions chris 8427d 03h /or1k/tags/stable_0_2_0/
130 Initial checkin of the debug unit module chris 8427d 03h /or1k/tags/stable_0_2_0/
129 Added code to inject insn from Debug Unit DIR chris 8427d 03h /or1k/tags/stable_0_2_0/
128 Added code to check debug unit after an exception chris 8427d 04h /or1k/tags/stable_0_2_0/
127 Added GDB debugging protocol. chris 8427d 04h /or1k/tags/stable_0_2_0/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.