OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0/] - Rev 1622

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1622 First Import of uClinux for RC20x board jcastillo 6811d 00h /or1k/tags/stable_0_2_0/
1621 First Impot jcastillo 6811d 01h /or1k/tags/stable_0_2_0/
1620 Added SMC91C111 LAN Chip Interruption to work with uClinux jcastillo 6815d 21h /or1k/tags/stable_0_2_0/
1619 Fixed types in function declaration jcastillo 6816d 02h /or1k/tags/stable_0_2_0/
1618 Import of or32 sepcific part of binutils port updated by Balint and Nog phoenix 6816d 09h /or1k/tags/stable_0_2_0/
1617 *** empty log message *** phoenix 6816d 09h /or1k/tags/stable_0_2_0/
1616 Import of or32 sepcific part of binutils port updated by Balint and Nog phoenix 6816d 09h /or1k/tags/stable_0_2_0/
1615 *** empty log message *** phoenix 6816d 09h /or1k/tags/stable_0_2_0/
1614 CI should not be set in dMMU translation tables or one gets different behaviour with dMMU on or off in case data cache is enabled. care should be taken for addresses higher than 0x7fff_ffff where the situation is just reversed. (since or1200 does not cache upper half of address space if there is no dMMU) phoenix 6826d 10h /or1k/tags/stable_0_2_0/
1613 change default phoenix 6831d 19h /or1k/tags/stable_0_2_0/
1612 major optimizations for or32 target phoenix 6831d 20h /or1k/tags/stable_0_2_0/
1610 Update ChangeLog nogj 6834d 21h /or1k/tags/stable_0_2_0/
1609 0.2.0-rc2 release nogj 6834d 21h /or1k/tags/stable_0_2_0/
1608 Avoid scheduleing too many jobs, potentially underflowing the scheduler stack nogj 6835d 15h /or1k/tags/stable_0_2_0/
1607 Don't drop cycles from the scheduler nogj 6835d 15h /or1k/tags/stable_0_2_0/
1606 fix uninitialized reads phoenix 6835d 20h /or1k/tags/stable_0_2_0/
1605 Execute l.ff1 instruction nogj 6842d 16h /or1k/tags/stable_0_2_0/
1604 Fix dumphex/dumpverilog to not do unaligned memory access nogj 6842d 16h /or1k/tags/stable_0_2_0/
1603 Accept EM_OPENRISC as a valid machine nogj 6843d 20h /or1k/tags/stable_0_2_0/
1602 Corrected description of l.sfXXui (arch manual had a wrong description compared to behavior implemented in or1ksim/gcc/or1200). Removed Atomicity chapter. lampret 6844d 18h /or1k/tags/stable_0_2_0/
1601 fixed description of l.sfXXXi lampret 6844d 19h /or1k/tags/stable_0_2_0/
1600 Corrected mistake in pin assignation due to typo error in RC203 manual jcastillo 6852d 20h /or1k/tags/stable_0_2_0/
1599 Corrected Syn Script to add MMU memories jcastillo 6853d 02h /or1k/tags/stable_0_2_0/
1598 Handle ethernet addresses as an address and not as an int nogj 6854d 17h /or1k/tags/stable_0_2_0/
1597 Fix parsing the destination register nogj 6854d 18h /or1k/tags/stable_0_2_0/
1596 Fix handling of eof in the sim cli nogj 6854d 18h /or1k/tags/stable_0_2_0/
1595 Add default immu/dmmu page size nogj 6854d 18h /or1k/tags/stable_0_2_0/
1594 Fix the case of is_power2(0) nogj 6854d 18h /or1k/tags/stable_0_2_0/
1593 Don't kill sim on second ctrl+c if the cli prompt has already been shown nogj 6854d 18h /or1k/tags/stable_0_2_0/
1592 Added additional desc of tick timer, added l.fl1, corrected desc of l.ff1 and corrected encoding of l.maci lampret 6856d 20h /or1k/tags/stable_0_2_0/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.