OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0/] - Rev 661

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
661 Allow flash writes. Ugly workaround for something else... lampret 8188d 13h /or1k/tags/stable_0_2_0/
660 Speed optimizations (removed duplicate _cyc_ and _stb_). Fixed D/IMMU cache-inhibit attr. lampret 8188d 14h /or1k/tags/stable_0_2_0/
659 Default configuration should still be with serial support. simons 8189d 06h /or1k/tags/stable_0_2_0/
658 Default configuration should still be with serial support. simons 8189d 06h /or1k/tags/stable_0_2_0/
657 VGA console support added with frame buffer driver for CRT engine. simons 8189d 06h /or1k/tags/stable_0_2_0/
656 VGA console support added with frame buffer driver for CRT engine. simons 8189d 06h /or1k/tags/stable_0_2_0/
655 TLB registers addresses changed. simons 8191d 22h /or1k/tags/stable_0_2_0/
654 This is repaired in new versions of uClinux. simons 8191d 22h /or1k/tags/stable_0_2_0/
653 Some cleanup. simons 8191d 22h /or1k/tags/stable_0_2_0/
652 Some cleanup. simons 8191d 23h /or1k/tags/stable_0_2_0/
651 Some cleanup. simons 8191d 23h /or1k/tags/stable_0_2_0/
650 Some cleanup. simons 8192d 00h /or1k/tags/stable_0_2_0/
649 Some cleanup. simons 8192d 00h /or1k/tags/stable_0_2_0/
648 fb now works in system memory markom 8193d 09h /or1k/tags/stable_0_2_0/
647 some changes to fb to make it compatible with HW markom 8194d 04h /or1k/tags/stable_0_2_0/
646 some bugs fixed markom 8194d 05h /or1k/tags/stable_0_2_0/
645 simple frame buffer peripheral with test added markom 8194d 09h /or1k/tags/stable_0_2_0/
644 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8195d 04h /or1k/tags/stable_0_2_0/
643 Quick bug fix. ivang 8195d 04h /or1k/tags/stable_0_2_0/
642 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8195d 05h /or1k/tags/stable_0_2_0/
641 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8195d 05h /or1k/tags/stable_0_2_0/
640 Merge profiler and mprofiler with sim. ivang 8195d 06h /or1k/tags/stable_0_2_0/
639 MMU cache inhibit bit test added. simons 8197d 21h /or1k/tags/stable_0_2_0/
638 TLBTR CI bit is now working properly. simons 8197d 21h /or1k/tags/stable_0_2_0/
637 Updated file names. lampret 8197d 22h /or1k/tags/stable_0_2_0/
636 Fixed combinational loops. lampret 8197d 22h /or1k/tags/stable_0_2_0/
635 Fixed Makefile bug. ivang 8198d 00h /or1k/tags/stable_0_2_0/
634 configure.in : fixed to build start/Makefile
start.S : l.jalr r9 -> l.jr r9

Added missing files.		 ivang 8199d 01h /or1k/tags/stable_0_2_0/
633 Bug fix in command line parser. ivang 8199d 02h /or1k/tags/stable_0_2_0/
632 profiler and mprofiler merged into sim. ivang 8199d 21h /or1k/tags/stable_0_2_0/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.