OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0/] - Rev 933

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
933 adding fact generation from conditionals; still under development markom 8013d 04h /or1k/tags/stable_0_2_0/
932 adv. dead code elimination; few optimizations markom 8013d 05h /or1k/tags/stable_0_2_0/
931 more CMOV optimizations; some bugs fixed; more complex optimization structure markom 8013d 23h /or1k/tags/stable_0_2_0/
930 more CMOV optimizations; cse tested markom 8014d 00h /or1k/tags/stable_0_2_0/
929 add - sfxx optimization markom 8017d 03h /or1k/tags/stable_0_2_0/
928 sfor instruction replaced by conditional cmov markom 8017d 04h /or1k/tags/stable_0_2_0/
927 problems with LRBB removal solved markom 8017d 04h /or1k/tags/stable_0_2_0/
926 regs and loads do not use rst - can yield less logic markom 8017d 22h /or1k/tags/stable_0_2_0/
925 new BB joining type; BBID_END added; virtex.tim sample cuc timings markom 8017d 22h /or1k/tags/stable_0_2_0/
924 bb joining, basic block triggers bugs fixed; more verilog generation of arbiter markom 8018d 05h /or1k/tags/stable_0_2_0/
923 basic dos/fat service release rherveille 8018d 20h /or1k/tags/stable_0_2_0/
922 basic dos service rherveille 8018d 20h /or1k/tags/stable_0_2_0/
921 atabug stable release rherveille 8018d 21h /or1k/tags/stable_0_2_0/
920 *** empty log message *** rherveille 8018d 21h /or1k/tags/stable_0_2_0/
919 stable release rherveille 8018d 21h /or1k/tags/stable_0_2_0/
918 sa command bug fixed markom 8019d 03h /or1k/tags/stable_0_2_0/
917 optimize cmovs bug fixed markom 8019d 03h /or1k/tags/stable_0_2_0/
916 MAC now follows software convention (signed multiply instead of unsigned). lampret 8019d 13h /or1k/tags/stable_0_2_0/
915 cuc main verilog file generation markom 8020d 01h /or1k/tags/stable_0_2_0/
914 SR[FO] is always set to 1. lampret 8020d 06h /or1k/tags/stable_0_2_0/
913 Executed log insns counter output in decimal instead of hex. lampret 8020d 06h /or1k/tags/stable_0_2_0/
912 Reset SR (and ESR) have TEE set to zero (no tick timer). lampret 8020d 06h /or1k/tags/stable_0_2_0/
911 Added instruction count to hardware executed log lampret 8020d 06h /or1k/tags/stable_0_2_0/
910 No arith and overflow flags by default. lampret 8020d 07h /or1k/tags/stable_0_2_0/
909 Bug fix. lampret 8021d 17h /or1k/tags/stable_0_2_0/
908 busy signal added markom 8026d 01h /or1k/tags/stable_0_2_0/
907 function calling generation; not tested yet markom 8026d 01h /or1k/tags/stable_0_2_0/
906 function dependency analysis added markom 8026d 04h /or1k/tags/stable_0_2_0/
905 type 2 bb joining; few small bugs fixed; cmov edge condition added markom 8027d 00h /or1k/tags/stable_0_2_0/
904 duplicated memory loads (same location) can be removed markom 8027d 06h /or1k/tags/stable_0_2_0/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.