OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0/] [or1ksim/] - Rev 201

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
201 readfunc() and writefunc() now use unsigned long values instead of unsigned char. erez 8369d 11h /or1k/tags/stable_0_2_0/or1ksim/
198 Moved from testbench.old simons 8375d 06h /or1k/tags/stable_0_2_0/or1ksim/
197 This is not used any more. simons 8375d 07h /or1k/tags/stable_0_2_0/or1ksim/
196 Configuration SPRs added. simons 8375d 07h /or1k/tags/stable_0_2_0/or1ksim/
195 New test added. simons 8375d 07h /or1k/tags/stable_0_2_0/or1ksim/
193 Declared RISCOP.RESET to be volatile so that -O2 optimization would
not optimize away the correct behavior by trying to be too clever.		 chris 8375d 15h /or1k/tags/stable_0_2_0/or1ksim/
192 Removed GlobalMode reference causing problems for --disable-debugmod
option.		 chris 8376d 00h /or1k/tags/stable_0_2_0/or1ksim/
191 Added UART jitter var to sim config chris 8376d 21h /or1k/tags/stable_0_2_0/or1ksim/
190 Added jitter initialization chris 8376d 21h /or1k/tags/stable_0_2_0/or1ksim/
189 fixed mode handling for tick facility chris 8376d 21h /or1k/tags/stable_0_2_0/or1ksim/
188 fixed PIC interrupt controller chris 8376d 21h /or1k/tags/stable_0_2_0/or1ksim/
187 minor change to clear pending exception chris 8376d 21h /or1k/tags/stable_0_2_0/or1ksim/
186 major change to UART structure chris 8376d 21h /or1k/tags/stable_0_2_0/or1ksim/
185 major change to UART code chris 8376d 21h /or1k/tags/stable_0_2_0/or1ksim/
184 modified decode for trace debugging chris 8376d 21h /or1k/tags/stable_0_2_0/or1ksim/
183 changed special case for PICSR chris 8376d 21h /or1k/tags/stable_0_2_0/or1ksim/
182 updated exception handling procedures chris 8376d 21h /or1k/tags/stable_0_2_0/or1ksim/
181 Added trace/stall commands chris 8376d 21h /or1k/tags/stable_0_2_0/or1ksim/
175 Added new configure option --enable-impl=[default,mp3,bender],
which defines IMPL_impl.
It selects implementation specific environment. One should
#ifdef the code that is different than default.		 markom 8397d 15h /or1k/tags/stable_0_2_0/or1ksim/
174 Few changes that should be done previously:
- machine.h replaced by spr_defs.h
- if reset label does not exist, boot from 0x0100		 markom 8397d 17h /or1k/tags/stable_0_2_0/or1ksim/
173 - profiler added, use e.g.:
make profiler
./sim -profile -fast executable
./profiler -g [-c]

(no special compiling options necessary)		 markom 8399d 21h /or1k/tags/stable_0_2_0/or1ksim/
167 - SPR values corrected
- testbenches now work
- lot of optimizations, use --disable-debugmod for optimal performance
- some tick timer bugs fixed		 markom 8405d 13h /or1k/tags/stable_0_2_0/or1ksim/
154 Updated for new runtime environment chris 8447d 20h /or1k/tags/stable_0_2_0/or1ksim/
153 Writes to SPR_PC are now enabled chris 8447d 20h /or1k/tags/stable_0_2_0/or1ksim/
152 Breakpoint exceptions from single step are not printed now. chris 8447d 20h /or1k/tags/stable_0_2_0/or1ksim/
148 Replace single stepping patch that got overwritten chris 8448d 23h /or1k/tags/stable_0_2_0/or1ksim/
147 Initial checkin of instructions chris 8449d 15h /or1k/tags/stable_0_2_0/or1ksim/
145 Modifications necessary for functional gdb debugging interface chris 8449d 15h /or1k/tags/stable_0_2_0/or1ksim/
144 Modifications necessary for functional gdb interface chris 8449d 15h /or1k/tags/stable_0_2_0/or1ksim/
142 Modifications for a functional gdb environment chris 8449d 15h /or1k/tags/stable_0_2_0/or1ksim/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.