OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0/] [or1ksim/] - Rev 641

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
641 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8225d 11h /or1k/tags/stable_0_2_0/or1ksim/
640 Merge profiler and mprofiler with sim. ivang 8225d 12h /or1k/tags/stable_0_2_0/or1ksim/
639 MMU cache inhibit bit test added. simons 8228d 03h /or1k/tags/stable_0_2_0/or1ksim/
638 TLBTR CI bit is now working properly. simons 8228d 03h /or1k/tags/stable_0_2_0/or1ksim/
633 Bug fix in command line parser. ivang 8229d 08h /or1k/tags/stable_0_2_0/or1ksim/
632 profiler and mprofiler merged into sim. ivang 8230d 03h /or1k/tags/stable_0_2_0/or1ksim/
631 Real cache access is simulated now. simons 8231d 02h /or1k/tags/stable_0_2_0/or1ksim/
630 some bug fixes in store buffer analysis markom 8231d 11h /or1k/tags/stable_0_2_0/or1ksim/
629 typo fixed markom 8231d 14h /or1k/tags/stable_0_2_0/or1ksim/
627 or32 restored markom 8231d 15h /or1k/tags/stable_0_2_0/or1ksim/
626 store buffer added markom 8231d 15h /or1k/tags/stable_0_2_0/or1ksim/
624 Added logging of writes/read to/from SPR registers. ivang 8232d 08h /or1k/tags/stable_0_2_0/or1ksim/
623 update based on recent changes; arithmetic instructions does not modify carry yet markom 8232d 09h /or1k/tags/stable_0_2_0/or1ksim/
622 Cache test works on hardware. simons 8232d 13h /or1k/tags/stable_0_2_0/or1ksim/
621 Cache test works on hardware. simons 8232d 14h /or1k/tags/stable_0_2_0/or1ksim/
620 use ARITH_SET_FLAG to turn off set flag by arith. instructions markom 8232d 14h /or1k/tags/stable_0_2_0/or1ksim/
619 all test pass, after newest changes markom 8232d 14h /or1k/tags/stable_0_2_0/or1ksim/
616 flags test added markom 8235d 09h /or1k/tags/stable_0_2_0/or1ksim/
615 cmov and extxx instructions; add, addi, and, andi now set flag markom 8235d 09h /or1k/tags/stable_0_2_0/or1ksim/
612 Tick timer period extended to meet real timing. simons 8236d 14h /or1k/tags/stable_0_2_0/or1ksim/
611 EEAR register is not changed by trap, sys, int, tick and range exception. simons 8237d 16h /or1k/tags/stable_0_2_0/or1ksim/
608 Range exception removed from test. simons 8238d 12h /or1k/tags/stable_0_2_0/or1ksim/
606 raw register range bug fixed; acv_uart test passes markom 8239d 12h /or1k/tags/stable_0_2_0/or1ksim/
605 simulator prints out a message, when gdb is not attached and stall occurs; OV flag fixed markom 8239d 12h /or1k/tags/stable_0_2_0/or1ksim/
604 mul test repaired - signed multiplication; obsolete pic test removed; make check pass markom 8239d 13h /or1k/tags/stable_0_2_0/or1ksim/
600 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8241d 01h /or1k/tags/stable_0_2_0/or1ksim/
599 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8241d 01h /or1k/tags/stable_0_2_0/or1ksim/
587 gdb messages disabled markom 8243d 09h /or1k/tags/stable_0_2_0/or1ksim/
576 some risc test added markom 8245d 10h /or1k/tags/stable_0_2_0/or1ksim/
575 Not needed to be compiled with -O2 optimization any more. simons 8245d 12h /or1k/tags/stable_0_2_0/or1ksim/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.