OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0/] [or1ksim/] - Rev 904

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
904 duplicated memory loads (same location) can be removed markom 8043d 08h /or1k/tags/stable_0_2_0/or1ksim/
903 a few gui improvements markom 8044d 01h /or1k/tags/stable_0_2_0/or1ksim/
902 separated async and sync cond rst||... and fixed few other bugs in verilog generator; advanced cmov optimization markom 8044d 02h /or1k/tags/stable_0_2_0/or1ksim/
898 l.movhi added; (signed) comparison bug fixed markom 8049d 01h /or1k/tags/stable_0_2_0/or1ksim/
897 improved CUC GUI; pre/unroll bugs fixed markom 8049d 01h /or1k/tags/stable_0_2_0/or1ksim/
894 Typing mistake fixed. simons 8053d 17h /or1k/tags/stable_0_2_0/or1ksim/
889 Modified Ethernet model. ivang 8053d 23h /or1k/tags/stable_0_2_0/or1ksim/
886 MMU registers reserved fields protected from writing. simons 8056d 01h /or1k/tags/stable_0_2_0/or1ksim/
884 code cleaning - a lot of global variables moved to runtime struct markom 8056d 07h /or1k/tags/stable_0_2_0/or1ksim/
883 cuc updated, cuc prompt parsing; CSM analysis markom 8057d 02h /or1k/tags/stable_0_2_0/or1ksim/
882 Routine for adjusting read and write delay for devices added. simons 8059d 05h /or1k/tags/stable_0_2_0/or1ksim/
879 Initial version of OpenRISC Custom Unit Compiler added markom 8062d 01h /or1k/tags/stable_0_2_0/or1ksim/
877 ata beta release rherveille 8063d 19h /or1k/tags/stable_0_2_0/or1ksim/
876 Beta release of ATA simulation rherveille 8063d 19h /or1k/tags/stable_0_2_0/or1ksim/
868 help added for mprofiler and profiler commands markom 8091d 11h /or1k/tags/stable_0_2_0/or1ksim/
867 ifdefs changed to ifs, to exclude ethernet_i header file markom 8093d 12h /or1k/tags/stable_0_2_0/or1ksim/
860 Added delayr and delayw variable initialization (default value 1) ivang 8103d 19h /or1k/tags/stable_0_2_0/or1ksim/
859 camera support added to fb markom 8105d 10h /or1k/tags/stable_0_2_0/or1ksim/
856 I/D MMU and I/D caches takes some cycles by default markom 8113d 07h /or1k/tags/stable_0_2_0/or1ksim/
849 eth phy is now optional and disabled by default, use --enable-ethphy to enable it markom 8114d 05h /or1k/tags/stable_0_2_0/or1ksim/
848 profiler and mprofiler commands added to interactive mode of or1ksim markom 8117d 07h /or1k/tags/stable_0_2_0/or1ksim/
847 profiler now uses nicer parameters markom 8117d 08h /or1k/tags/stable_0_2_0/or1ksim/
846 fb refresh updated markom 8117d 08h /or1k/tags/stable_0_2_0/or1ksim/
845 refresh indicator/count added to frame buffer markom 8118d 09h /or1k/tags/stable_0_2_0/or1ksim/
844 Fix. ivang 8124d 01h /or1k/tags/stable_0_2_0/or1ksim/
841 Controller reset fixed. simons 8128d 03h /or1k/tags/stable_0_2_0/or1ksim/
840 Added execution of pre and post simulation shell scripts.
Script should be named <testname>.pre.sh for pre-execution script
and <testname>.post.sh for post-execution script.		 ivang 8131d 05h /or1k/tags/stable_0_2_0/or1ksim/
838 Bug fix. ivang 8131d 23h /or1k/tags/stable_0_2_0/or1ksim/
837 Configuration for ethernet testcase. ivang 8132d 01h /or1k/tags/stable_0_2_0/or1ksim/
836 Fixed bug in file interface. Modified testcase to suid modifications. ivang 8132d 01h /or1k/tags/stable_0_2_0/or1ksim/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.