OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0/] [or1ksim/] - Rev 926

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
926 regs and loads do not use rst - can yield less logic markom 8048d 08h /or1k/tags/stable_0_2_0/or1ksim/
925 new BB joining type; BBID_END added; virtex.tim sample cuc timings markom 8048d 08h /or1k/tags/stable_0_2_0/or1ksim/
924 bb joining, basic block triggers bugs fixed; more verilog generation of arbiter markom 8048d 15h /or1k/tags/stable_0_2_0/or1ksim/
919 stable release rherveille 8049d 07h /or1k/tags/stable_0_2_0/or1ksim/
918 sa command bug fixed markom 8049d 13h /or1k/tags/stable_0_2_0/or1ksim/
917 optimize cmovs bug fixed markom 8049d 13h /or1k/tags/stable_0_2_0/or1ksim/
915 cuc main verilog file generation markom 8050d 11h /or1k/tags/stable_0_2_0/or1ksim/
914 SR[FO] is always set to 1. lampret 8050d 16h /or1k/tags/stable_0_2_0/or1ksim/
913 Executed log insns counter output in decimal instead of hex. lampret 8050d 16h /or1k/tags/stable_0_2_0/or1ksim/
912 Reset SR (and ESR) have TEE set to zero (no tick timer). lampret 8050d 16h /or1k/tags/stable_0_2_0/or1ksim/
911 Added instruction count to hardware executed log lampret 8050d 16h /or1k/tags/stable_0_2_0/or1ksim/
910 No arith and overflow flags by default. lampret 8050d 17h /or1k/tags/stable_0_2_0/or1ksim/
909 Bug fix. lampret 8052d 03h /or1k/tags/stable_0_2_0/or1ksim/
908 busy signal added markom 8056d 11h /or1k/tags/stable_0_2_0/or1ksim/
907 function calling generation; not tested yet markom 8056d 11h /or1k/tags/stable_0_2_0/or1ksim/
906 function dependency analysis added markom 8056d 14h /or1k/tags/stable_0_2_0/or1ksim/
905 type 2 bb joining; few small bugs fixed; cmov edge condition added markom 8057d 10h /or1k/tags/stable_0_2_0/or1ksim/
904 duplicated memory loads (same location) can be removed markom 8057d 16h /or1k/tags/stable_0_2_0/or1ksim/
903 a few gui improvements markom 8058d 09h /or1k/tags/stable_0_2_0/or1ksim/
902 separated async and sync cond rst||... and fixed few other bugs in verilog generator; advanced cmov optimization markom 8058d 10h /or1k/tags/stable_0_2_0/or1ksim/
898 l.movhi added; (signed) comparison bug fixed markom 8063d 08h /or1k/tags/stable_0_2_0/or1ksim/
897 improved CUC GUI; pre/unroll bugs fixed markom 8063d 09h /or1k/tags/stable_0_2_0/or1ksim/
894 Typing mistake fixed. simons 8068d 01h /or1k/tags/stable_0_2_0/or1ksim/
889 Modified Ethernet model. ivang 8068d 07h /or1k/tags/stable_0_2_0/or1ksim/
886 MMU registers reserved fields protected from writing. simons 8070d 09h /or1k/tags/stable_0_2_0/or1ksim/
884 code cleaning - a lot of global variables moved to runtime struct markom 8070d 15h /or1k/tags/stable_0_2_0/or1ksim/
883 cuc updated, cuc prompt parsing; CSM analysis markom 8071d 10h /or1k/tags/stable_0_2_0/or1ksim/
882 Routine for adjusting read and write delay for devices added. simons 8073d 12h /or1k/tags/stable_0_2_0/or1ksim/
879 Initial version of OpenRISC Custom Unit Compiler added markom 8076d 09h /or1k/tags/stable_0_2_0/or1ksim/
877 ata beta release rherveille 8078d 02h /or1k/tags/stable_0_2_0/or1ksim/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.