OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0/] [or1ksim/] - Rev 98

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
98 Return value register is now r9. lampret 8471d 04h /or1k/tags/stable_0_2_0/or1ksim/
97 Description of all test cases (at least working one). lampret 8471d 05h /or1k/tags/stable_0_2_0/or1ksim/
94 Update. lampret 8501d 08h /or1k/tags/stable_0_2_0/or1ksim/
93 Adding uos. lampret 8501d 08h /or1k/tags/stable_0_2_0/or1ksim/
92 Tick timer. lampret 8501d 11h /or1k/tags/stable_0_2_0/or1ksim/
91 Tick timer facility. lampret 8501d 11h /or1k/tags/stable_0_2_0/or1ksim/
90 Added tick timer. lampret 8501d 12h /or1k/tags/stable_0_2_0/or1ksim/
86 Added dh command. lampret 8502d 20h /or1k/tags/stable_0_2_0/or1ksim/
85 Added dumphex. lampret 8502d 20h /or1k/tags/stable_0_2_0/or1ksim/
84 Update. lampret 8502d 20h /or1k/tags/stable_0_2_0/or1ksim/
83 Updates. lampret 8502d 20h /or1k/tags/stable_0_2_0/or1ksim/
82 Changed pctemp to pcnext. lampret 8502d 20h /or1k/tags/stable_0_2_0/or1ksim/
79 Data and instruction cache simulation added. lampret 8532d 11h /or1k/tags/stable_0_2_0/or1ksim/
78 (i/d)tlb_status lampret 8656d 01h /or1k/tags/stable_0_2_0/or1ksim/
77 Regular update. lampret 8656d 01h /or1k/tags/stable_0_2_0/or1ksim/
76 regular update lampret 8656d 01h /or1k/tags/stable_0_2_0/or1ksim/
75 simgetstr added. eval_mem32 replaced with evalsim_mem32. lampret 8656d 01h /or1k/tags/stable_0_2_0/or1ksim/
74 Same as DMMU. lampret 8663d 01h /or1k/tags/stable_0_2_0/or1ksim/
73 Fixed all bugs. Now more or less works. IMMU still has some problems (exception start). lampret 8663d 01h /or1k/tags/stable_0_2_0/or1ksim/
72 Added 'how to build GNU tools' lampret 8668d 02h /or1k/tags/stable_0_2_0/or1ksim/
69 Sim debug. lampret 8675d 01h /or1k/tags/stable_0_2_0/or1ksim/
68 Added hook for l.sys 204. Changed SPR of flag (no more CCR) lampret 8675d 01h /or1k/tags/stable_0_2_0/or1ksim/
67 Added simulator "application load". lampret 8675d 01h /or1k/tags/stable_0_2_0/or1ksim/
66 Added another set of eval_ functions that should be used directly by simulator.
evalsim_ and setsim_ don't go through MMU transaltion mechanism.		 lampret 8675d 01h /or1k/tags/stable_0_2_0/or1ksim/
65 Added DMMU stats. lampret 8675d 01h /or1k/tags/stable_0_2_0/or1ksim/
64 SPR bit definition moved to spr_defs.h. lampret 8675d 01h /or1k/tags/stable_0_2_0/or1ksim/
63 Fixed a bug in getsprbits/setsprbits functions (now mask can have arbitry
alignment of bits).		 lampret 8675d 01h /or1k/tags/stable_0_2_0/or1ksim/
62 OR1K DMMU model. lampret 8675d 01h /or1k/tags/stable_0_2_0/or1ksim/
60 Memory model changed. lampret 8710d 05h /or1k/tags/stable_0_2_0/or1ksim/
55 Added 'dv' command for dumping memory as verilog model. lampret 8726d 02h /or1k/tags/stable_0_2_0/or1ksim/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.