OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] - Rev 1242

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1242 Added "cm" command to copy data inside memory.
Make or1ksim work on little endian platforms.
Port to Mac OS X.
Some bugfixes.
Allow JTAG write access to read-only memory regions.		 hpanther 7451d 03h /or1k/tags/stable_0_2_0_rc1/
1241 make it work with MMU enabled phoenix 7455d 12h /or1k/tags/stable_0_2_0_rc1/
1240 additional functions to bypass cache and mmu needed for peripheral devices phoenix 7455d 13h /or1k/tags/stable_0_2_0_rc1/
1228 Exception prefix configuration changed to match branch_qmem configuration. simons 7470d 08h /or1k/tags/stable_0_2_0_rc1/
1223 first import dries 7478d 06h /or1k/tags/stable_0_2_0_rc1/
1222 cfmakeraw is not avaliable on cygwin phoenix 7479d 14h /or1k/tags/stable_0_2_0_rc1/
1218 segfault when there is no memory context fix phoenix 7503d 15h /or1k/tags/stable_0_2_0_rc1/
1211 New wb_biu for iwb interface. lampret 7511d 17h /or1k/tags/stable_0_2_0_rc1/
1208 Added useless signal genpc_stop_refetch. lampret 7511d 17h /or1k/tags/stable_0_2_0_rc1/
1207 Static exception prefix. lampret 7511d 17h /or1k/tags/stable_0_2_0_rc1/
1205 fix for gdb_debug config phoenix 7518d 02h /or1k/tags/stable_0_2_0_rc1/
1204 added additional field into executed log wich besides EA also prints PA (physical address) phoenix 7535d 13h /or1k/tags/stable_0_2_0_rc1/
1203 value stored in ITLB and DTLB match registers was wrong. fixed. phoenix 7535d 13h /or1k/tags/stable_0_2_0_rc1/
1202 at exception print insn number to ease debugging phoenix 7535d 13h /or1k/tags/stable_0_2_0_rc1/
1200 mbist signals updated according to newest convention markom 7560d 09h /or1k/tags/stable_0_2_0_rc1/
1199 Daniel Wiklund: Removed multiple entries of debug/Makefile in configure danwi 7564d 09h /or1k/tags/stable_0_2_0_rc1/
1198 make it compile on RH 8,9 phoenix 7590d 00h /or1k/tags/stable_0_2_0_rc1/
1197 disabled ram-init of ps2 (old) +
changed MAC type into DOS type, so that Xilinx ISE can work with it		 dries 7595d 05h /or1k/tags/stable_0_2_0_rc1/
1196 removed second debug/Makefile (credits: Daniel Wiklund - danwi@isy.liu.se) dries 7595d 06h /or1k/tags/stable_0_2_0_rc1/
1195 made the project file a little bit more universal dries 7595d 08h /or1k/tags/stable_0_2_0_rc1/
1194 correct all the syntax errors dries 7595d 08h /or1k/tags/stable_0_2_0_rc1/
1193 disabled SRAM_GENERIC and added comment +
corrected 'wb_err' into 'wb_err_o'		 dries 7595d 08h /or1k/tags/stable_0_2_0_rc1/
1192 disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address		 dries 7595d 09h /or1k/tags/stable_0_2_0_rc1/
1191 disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address		 dries 7595d 09h /or1k/tags/stable_0_2_0_rc1/
1188 Added support for rams with byte write access. simons 7611d 08h /or1k/tags/stable_0_2_0_rc1/
1186 Added support for rams with byte write access. simons 7612d 07h /or1k/tags/stable_0_2_0_rc1/
1184 Scan signals mess fixed. simons 7619d 00h /or1k/tags/stable_0_2_0_rc1/
1183 OpenRISC port of gdb-5.3 straightforwardly derived from gdb-5.0 sfurman 7623d 16h /or1k/tags/stable_0_2_0_rc1/
1181 Initial import of unmodified gdb-5.3 source on vendor branch sfurman 7623d 18h /or1k/tags/stable_0_2_0_rc1/
1179 BIST interface added for Artisan memory instances. simons 7627d 03h /or1k/tags/stable_0_2_0_rc1/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.