OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] - Rev 1531

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1531 Remove non-trigerable out-of-range checks nogj 6984d 00h /or1k/tags/stable_0_2_0_rc1/
1530 Move the checking of the debug channel into the TRACE() macro nogj 6984d 00h /or1k/tags/stable_0_2_0_rc1/
1529 * The effective address as written to the I/DCBPR registers needs to be translated by the respective mmu.
* Don't treat any values as special in the handling of DCPBR, DCBFR, DCBIR, ICBPR and ICBIR.		 nogj 6985d 03h /or1k/tags/stable_0_2_0_rc1/
1528 s/HAS_ISBLANK/HAVE_ISBLANK/ fix compileing on windows/cygwin. Reported by Kuoping Hsu and Girish Venkatar nogj 6985d 09h /or1k/tags/stable_0_2_0_rc1/
1527 Fix the execution log when an mtspr instruction causes an itlb miss nogj 6985d 09h /or1k/tags/stable_0_2_0_rc1/
1526 Fix a very outdated comment nogj 6985d 09h /or1k/tags/stable_0_2_0_rc1/
1525 Rename ADDR_PAGE to IADDR_PAGE nogj 6985d 09h /or1k/tags/stable_0_2_0_rc1/
1524 Check OR32_IF_DELAY instead of it_jump || it_branch nogj 6985d 09h /or1k/tags/stable_0_2_0_rc1/
1523 Bring config files up-to-date with recent changes nogj 6985d 09h /or1k/tags/stable_0_2_0_rc1/
1522 Add the cycles debug channel to print the value of the cycle counter before each line nogj 6985d 09h /or1k/tags/stable_0_2_0_rc1/
1521 Add {TRACE,ERR,FIXME,WARN}_ON macros to get the state of the given debug channel nogj 6985d 09h /or1k/tags/stable_0_2_0_rc1/
1520 Remove unused code nogj 6985d 09h /or1k/tags/stable_0_2_0_rc1/
1519 Add a usefull trace to the mc nogj 6985d 09h /or1k/tags/stable_0_2_0_rc1/
1518 Print a '\n' at the end of the trace nogj 6985d 09h /or1k/tags/stable_0_2_0_rc1/
1517 Use uint8_t instead of char nogj 6985d 09h /or1k/tags/stable_0_2_0_rc1/
1516 Make non-writeable memory writeable by the debug core nogj 6985d 09h /or1k/tags/stable_0_2_0_rc1/
1515 Use the new debug channel code instead of a compile time macro nogj 6985d 09h /or1k/tags/stable_0_2_0_rc1/
1514 Fix compileation with --enable-execution=simple nogj 6985d 09h /or1k/tags/stable_0_2_0_rc1/
1513 Remove the flag global nogj 6985d 09h /or1k/tags/stable_0_2_0_rc1/
1512 Fix compileing on windows (Reported my Kuoping Hsu and Girish Venkatar) nogj 6985d 09h /or1k/tags/stable_0_2_0_rc1/
1511 Fix typo nogj 6985d 09h /or1k/tags/stable_0_2_0_rc1/
1510 Create a seporate debug channel to dump exceptions to nogj 6985d 09h /or1k/tags/stable_0_2_0_rc1/
1509 Remove 08 prefix from PRIdREG nogj 6985d 09h /or1k/tags/stable_0_2_0_rc1/
1508 Remove m{f,t}spr calls where we can access the spr directly nogj 6985d 09h /or1k/tags/stable_0_2_0_rc1/
1507 Use readline by default if it is availible nogj 6985d 09h /or1k/tags/stable_0_2_0_rc1/
1506 * Remove very slow {set,test}sprbit{,s} functions.
* Remove uses of getsprbits in time critical functions.		 nogj 6985d 09h /or1k/tags/stable_0_2_0_rc1/
1505 Make output clearer nogj 7000d 08h /or1k/tags/stable_0_2_0_rc1/
1504 Use proper types nogj 7000d 08h /or1k/tags/stable_0_2_0_rc1/
1503 Move loopback handling out of uart_clock16 nogj 7000d 08h /or1k/tags/stable_0_2_0_rc1/
1502 Move interrupt handling out of uart_clock16 nogj 7000d 08h /or1k/tags/stable_0_2_0_rc1/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.