OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] - Rev 603

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
603 fixed bfd markom 8260d 10h /or1k/tags/stable_0_2_0_rc1/
602 Renamed targets. Switched off debug. lampret 8261d 09h /or1k/tags/stable_0_2_0_rc1/
601 or1k has anly one external interrupt exception. Tick timer exception added. simons 8261d 20h /or1k/tags/stable_0_2_0_rc1/
600 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8261d 21h /or1k/tags/stable_0_2_0_rc1/
599 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8261d 21h /or1k/tags/stable_0_2_0_rc1/
598 Fixed SR[EXR] (this is now actually SR[TEE]) lampret 8262d 06h /or1k/tags/stable_0_2_0_rc1/
597 Fixed OR1200_XILINX_RAM32X1D. lampret 8262d 06h /or1k/tags/stable_0_2_0_rc1/
596 SR[TEE] should be zero after reset. lampret 8262d 10h /or1k/tags/stable_0_2_0_rc1/
595 Fixed 'the NPC single-step fix'. lampret 8263d 06h /or1k/tags/stable_0_2_0_rc1/
594 removed temporary printf, which stayed in by accident markom 8263d 07h /or1k/tags/stable_0_2_0_rc1/
593 ctrl-c handling fixed markom 8263d 07h /or1k/tags/stable_0_2_0_rc1/
592 Added int_test. lampret 8263d 12h /or1k/tags/stable_0_2_0_rc1/
591 Added support for reading XILINX_RAM32X1D register file. lampret 8263d 12h /or1k/tags/stable_0_2_0_rc1/
590 Added test case for testing NPC read bug when doing single-step. lampret 8263d 12h /or1k/tags/stable_0_2_0_rc1/
589 No more low/high priority interrupts (PICPR removed). Added tick timer exception. Added exception prefix (SR[EPH]). Fixed single-step bug whenreading NPC. lampret 8263d 12h /or1k/tags/stable_0_2_0_rc1/
588 New test added. simons 8264d 03h /or1k/tags/stable_0_2_0_rc1/
587 gdb messages disabled markom 8264d 05h /or1k/tags/stable_0_2_0_rc1/
586 ROM version is default. simons 8264d 06h /or1k/tags/stable_0_2_0_rc1/
585 This file is not used any more. simons 8264d 06h /or1k/tags/stable_0_2_0_rc1/
584 This files are not ment to be here. simons 8264d 06h /or1k/tags/stable_0_2_0_rc1/
583 Several changes to make uclinux to work on xess board. simons 8264d 06h /or1k/tags/stable_0_2_0_rc1/
582 Several changes to make uclinux to work on xess board. simons 8264d 06h /or1k/tags/stable_0_2_0_rc1/
581 Several changes to make uclinux to work on xess board. simons 8264d 06h /or1k/tags/stable_0_2_0_rc1/
580 strsave changed to xstrdup markom 8264d 12h /or1k/tags/stable_0_2_0_rc1/
578 Insight markom 8265d 10h /or1k/tags/stable_0_2_0_rc1/
577 info spr fixed markom 8266d 05h /or1k/tags/stable_0_2_0_rc1/
576 some risc test added markom 8266d 06h /or1k/tags/stable_0_2_0_rc1/
575 Not needed to be compiled with -O2 optimization any more. simons 8266d 08h /or1k/tags/stable_0_2_0_rc1/
574 fixed some tests to work markom 8266d 10h /or1k/tags/stable_0_2_0_rc1/
573 Fixed module name when compiling with OR1200_XILINX_RAM32X1D lampret 8266d 14h /or1k/tags/stable_0_2_0_rc1/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.