OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] - Rev 646

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
646 some bugs fixed markom 8197d 08h /or1k/tags/stable_0_2_0_rc1/
645 simple frame buffer peripheral with test added markom 8197d 12h /or1k/tags/stable_0_2_0_rc1/
644 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8198d 07h /or1k/tags/stable_0_2_0_rc1/
643 Quick bug fix. ivang 8198d 07h /or1k/tags/stable_0_2_0_rc1/
642 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8198d 07h /or1k/tags/stable_0_2_0_rc1/
641 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8198d 08h /or1k/tags/stable_0_2_0_rc1/
640 Merge profiler and mprofiler with sim. ivang 8198d 09h /or1k/tags/stable_0_2_0_rc1/
639 MMU cache inhibit bit test added. simons 8200d 23h /or1k/tags/stable_0_2_0_rc1/
638 TLBTR CI bit is now working properly. simons 8201d 00h /or1k/tags/stable_0_2_0_rc1/
637 Updated file names. lampret 8201d 01h /or1k/tags/stable_0_2_0_rc1/
636 Fixed combinational loops. lampret 8201d 01h /or1k/tags/stable_0_2_0_rc1/
635 Fixed Makefile bug. ivang 8201d 03h /or1k/tags/stable_0_2_0_rc1/
634 configure.in : fixed to build start/Makefile
start.S : l.jalr r9 -> l.jr r9

Added missing files.		 ivang 8202d 04h /or1k/tags/stable_0_2_0_rc1/
633 Bug fix in command line parser. ivang 8202d 05h /or1k/tags/stable_0_2_0_rc1/
632 profiler and mprofiler merged into sim. ivang 8203d 00h /or1k/tags/stable_0_2_0_rc1/
631 Real cache access is simulated now. simons 8203d 23h /or1k/tags/stable_0_2_0_rc1/
630 some bug fixes in store buffer analysis markom 8204d 08h /or1k/tags/stable_0_2_0_rc1/
629 typo fixed markom 8204d 11h /or1k/tags/stable_0_2_0_rc1/
627 or32 restored markom 8204d 12h /or1k/tags/stable_0_2_0_rc1/
626 store buffer added markom 8204d 12h /or1k/tags/stable_0_2_0_rc1/
625 Bus error bug fixed. Cache routines added. simons 8205d 04h /or1k/tags/stable_0_2_0_rc1/
624 Added logging of writes/read to/from SPR registers. ivang 8205d 04h /or1k/tags/stable_0_2_0_rc1/
623 update based on recent changes; arithmetic instructions does not modify carry yet markom 8205d 06h /or1k/tags/stable_0_2_0_rc1/
622 Cache test works on hardware. simons 8205d 09h /or1k/tags/stable_0_2_0_rc1/
621 Cache test works on hardware. simons 8205d 10h /or1k/tags/stable_0_2_0_rc1/
620 use ARITH_SET_FLAG to turn off set flag by arith. instructions markom 8205d 11h /or1k/tags/stable_0_2_0_rc1/
619 all test pass, after newest changes markom 8205d 11h /or1k/tags/stable_0_2_0_rc1/
618 Fixed display of new 'void' nop insns. lampret 8205d 19h /or1k/tags/stable_0_2_0_rc1/
617 Changed 'void' nop-ops instead of insn[0] to use insn[16]. Debug unit stalls the tick timer. Prepared new flag generation for add and and insns. Blocked DC/IC while they are turned off. Fixed I/D MMU SPRs layout except WAYs. TODO: smart IC invalidate, l.j 2 and TLB ways. lampret 8205d 20h /or1k/tags/stable_0_2_0_rc1/
616 flags test added markom 8208d 06h /or1k/tags/stable_0_2_0_rc1/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.