OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] [gen_or1k_isa/] [sources/] - Rev 879

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
879 Initial version of OpenRISC Custom Unit Compiler added markom 8042d 18h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/sources/
801 l.muli instruction added markom 8134d 21h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/sources/
722 floating point registers are obsolete; GPRs should be used instead markom 8162d 21h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/sources/
720 single floating point support added markom 8163d 01h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/sources/
717 some minor improvements markom 8163d 02h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/sources/
714 do_stats introduced for faster no-stats execution markom 8164d 22h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/sources/
709 eval_operands is now being generated markom 8168d 04h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/sources/
706 insn_decode execution part replaced by generated function decode_execute; use --enable-simple to use runtime decoding markom 8168d 20h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/sources/
703 small optimizations to dissasemble markom 8170d 01h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/sources/
676 update of shared files markom 8181d 21h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/sources/
671 wrong version was restored markom 8182d 01h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/sources/
662 GNU binutils merge. ivang 8185d 23h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/sources/
627 or32 restored markom 8199d 01h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/sources/
623 update based on recent changes; arithmetic instructions does not modify carry yet markom 8199d 20h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/sources/
615 cmov and extxx instructions; add, addi, and, andi now set flag markom 8202d 19h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/sources/
508 nop instruction now has immediate markom 8224d 21h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/sources/
497 Fixed encoding of the following insns: l.mac,l.msb,l.maci,l.mtspr,l.mfspr lampret 8237d 10h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/sources/
496 Added generation of instruction set reference document. ivang 8237d 20h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/sources/
489 blank page at beginning and at the end of the isa doc. markom 8238d 20h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/sources/
487 Lectored english descriptions by Bob Gardner-Medwin. Thanks Bob! markom 8239d 01h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/sources/
374 *** empty log message *** simons 8262d 18h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/sources/
371 steps toward joining or32.c and opcode/or32.h of or1ksim and gdb; decode.c moved to or32.c markom 8263d 00h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/sources/
355 uart VAPI model improved; changes to MC and eth. markom 8268d 23h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/sources/
344 added acv test for uart; sim debug now has verbose levels; lot of bugs fixed in uart model markom 8274d 23h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/sources/
263 configure for cpu; modified command line options markom 8286d 21h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/sources/
262 small bug in build_automata fixed; configure for memory markom 8286d 22h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/sources/
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8295d 23h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/sources/
174 Few changes that should be done previously:
- machine.h replaced by spr_defs.h
- if reset label does not exist, boot from 0x0100
markom 8365d 00h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/sources/
157 Update simons 8409d 03h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/sources/
156 File moved to opcode. simons 8409d 03h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/sources/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.