OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] [insight/] - Rev 1256

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1256 page size is 8192 on or32 phoenix 7458d 13h /or1k/tags/stable_0_2_0_rc1/insight/
1169 Added support for l.addc instruction. csanchez 7686d 13h /or1k/tags/stable_0_2_0_rc1/insight/
1152 *** empty log message *** phoenix 7766d 16h /or1k/tags/stable_0_2_0_rc1/insight/
1149 *** empty log message *** phoenix 7767d 05h /or1k/tags/stable_0_2_0_rc1/insight/
1144 Speed up gdb when running with serial targets:

When generating backtraces, the prologue of each function is scanned
at least three times by architecture-independent code, e.g. to
determine offsets of saved registers, identify frameless functions,
etc. This new code adds straightforward caching of the information
gleaned by or1k_scan_prologue() on a per-frame basis rather than
storing it in global static variables. (This benefits both JTAG and
serial gdb targets, though the JTAG target runs fast enough that it is
not particularly needed.)

When the register set is dumped by the serial target, e.g. at any
breakpoint or interrupt, the 32 vector/FP registers were included in
the dump (each 8 bytes long), though they aren't implemented. The new
code tells gdb that unimplemented registers have zero length in the
dump.
sfurman 7769d 12h /or1k/tags/stable_0_2_0_rc1/insight/
1142 Speed up gdb when running with serial targets:

When generating backtraces, the prologue of each function is scanned
at least three times by architecture-independent code, e.g. to
determine offsets of saved registers, identify frameless functions,
etc. This new code adds straightforward caching of the information
gleaned by or1k_scan_prologue() on a per-frame basis rather than
storing it in global static variables. (This benefits both JTAG and
serial gdb targets, though the JTAG target runs fast enough that it is
not particularly needed.)

When the register set is dumped by the serial target, e.g. at any
breakpoint or interrupt, the 32 vector/FP registers were included in
the dump (each 8 bytes long), though they aren't implemented. The new
code tells gdb that unimplemented registers have zero length in the
dump.
sfurman 7770d 02h /or1k/tags/stable_0_2_0_rc1/insight/
1124 Initialize or1k_implementation with reasonable defaults for the number
of implementation registers. This doesn't affect the jtag or sim
targets at all because those values are always overwritten when
or1k_implementation is initialized. However, it is necessary when
connecting to remote gdb stubs through a serial port or socket, since
or1k_implementation is not yet initialized for those targets.
sfurman 7803d 05h /or1k/tags/stable_0_2_0_rc1/insight/
1123 Renumber/rename SPRs to match latest architecture doc sfurman 7804d 11h /or1k/tags/stable_0_2_0_rc1/insight/
1115 Fix stack-walking code in or1k_frame_chain() and or1k_skip_prologue()
to expect the function prologue that or32 gcc currently emits, rather
than a previous incarnation of the or1k ABI.
sfurman 7826d 09h /or1k/tags/stable_0_2_0_rc1/insight/
1114 Added cvs log keywords lampret 7841d 05h /or1k/tags/stable_0_2_0_rc1/insight/
1034 Fixed encoding for l.div/l.divu. lampret 7983d 06h /or1k/tags/stable_0_2_0_rc1/insight/
879 Initial version of OpenRISC Custom Unit Compiler added markom 8048d 16h /or1k/tags/stable_0_2_0_rc1/insight/
874 Command for displaying trace buffer added. simons 8058d 16h /or1k/tags/stable_0_2_0_rc1/insight/
801 l.muli instruction added markom 8140d 19h /or1k/tags/stable_0_2_0_rc1/insight/
722 floating point registers are obsolete; GPRs should be used instead markom 8168d 19h /or1k/tags/stable_0_2_0_rc1/insight/
720 single floating point support added markom 8168d 23h /or1k/tags/stable_0_2_0_rc1/insight/
717 some minor improvements markom 8169d 01h /or1k/tags/stable_0_2_0_rc1/insight/
714 do_stats introduced for faster no-stats execution markom 8170d 20h /or1k/tags/stable_0_2_0_rc1/insight/
709 eval_operands is now being generated markom 8174d 02h /or1k/tags/stable_0_2_0_rc1/insight/
706 insn_decode execution part replaced by generated function decode_execute; use --enable-simple to use runtime decoding markom 8174d 19h /or1k/tags/stable_0_2_0_rc1/insight/
703 small optimizations to dissasemble markom 8175d 23h /or1k/tags/stable_0_2_0_rc1/insight/
680 num_opcodes better because of linking. ivang 8185d 15h /or1k/tags/stable_0_2_0_rc1/insight/
679 extern CONST int num_opcodes -> extern CONST unsigned int or32_num_opcodes. ivang 8185d 18h /or1k/tags/stable_0_2_0_rc1/insight/
676 update of shared files markom 8187d 19h /or1k/tags/stable_0_2_0_rc1/insight/
671 wrong version was restored markom 8187d 23h /or1k/tags/stable_0_2_0_rc1/insight/
662 GNU binutils merge. ivang 8191d 21h /or1k/tags/stable_0_2_0_rc1/insight/
627 or32 restored markom 8204d 23h /or1k/tags/stable_0_2_0_rc1/insight/
623 update based on recent changes; arithmetic instructions does not modify carry yet markom 8205d 18h /or1k/tags/stable_0_2_0_rc1/insight/
615 cmov and extxx instructions; add, addi, and, andi now set flag markom 8208d 17h /or1k/tags/stable_0_2_0_rc1/insight/
613 init: trap exception occurs always; initialization of sr not needed anymore markom 8209d 22h /or1k/tags/stable_0_2_0_rc1/insight/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.