OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] [or1ksim/] - Rev 133

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
133 moved header files to match other utilities
repaired l.sra and some other shifting instructions
started build_automata for binary instruction decode		 markom 8412d 01h /or1k/tags/stable_0_2_0_rc1/or1ksim/
132 Added option for socket libraries under Solaris chris 8412d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/
131 Initial checkin of the Debug Unit register descriptions chris 8412d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/
130 Initial checkin of the debug unit module chris 8412d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/
129 Added code to inject insn from Debug Unit DIR chris 8412d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/
128 Added code to check debug unit after an exception chris 8413d 00h /or1k/tags/stable_0_2_0_rc1/or1ksim/
127 Added GDB debugging protocol. chris 8413d 00h /or1k/tags/stable_0_2_0_rc1/or1ksim/
123 Bugs fixed:
- l.rfe temporarly disables exceptions
- l.sys does PC -= 4
- breakpoints now supported at peripheria locations
- uart0.rt/.tx nonexistent file segment fault

Other modifications:
- replaced string names to instruction indexes
- execute.c executes specified (in ISA table) function
- modified ISA table - flag needed for gdb
- added or32.c, which supports or32.h
- added new instructions l.mac, l.msb, l.maci, l.macrc
and their executing functions (opcodes to be revisited)
- added header acconfig.h
- modified configuration files		 markom 8418d 22h /or1k/tags/stable_0_2_0_rc1/or1ksim/
110 bug fix. markom 8440d 00h /or1k/tags/stable_0_2_0_rc1/or1ksim/
103 Major update to include PM, PIC, Cache Mngmnt and non-interactive mode. lampret 8444d 06h /or1k/tags/stable_0_2_0_rc1/or1ksim/
102 Major update to include PM, PIC, Cache Mngmnt and non-interactive mode. lampret 8444d 06h /or1k/tags/stable_0_2_0_rc1/or1ksim/
100 Updated tick facility. lampret 8459d 07h /or1k/tags/stable_0_2_0_rc1/or1ksim/
99 *** empty log message *** lampret 8459d 07h /or1k/tags/stable_0_2_0_rc1/or1ksim/
98 Return value register is now r9. lampret 8459d 07h /or1k/tags/stable_0_2_0_rc1/or1ksim/
97 Description of all test cases (at least working one). lampret 8459d 07h /or1k/tags/stable_0_2_0_rc1/or1ksim/
94 Update. lampret 8489d 10h /or1k/tags/stable_0_2_0_rc1/or1ksim/
93 Adding uos. lampret 8489d 10h /or1k/tags/stable_0_2_0_rc1/or1ksim/
92 Tick timer. lampret 8489d 13h /or1k/tags/stable_0_2_0_rc1/or1ksim/
91 Tick timer facility. lampret 8489d 13h /or1k/tags/stable_0_2_0_rc1/or1ksim/
90 Added tick timer. lampret 8489d 14h /or1k/tags/stable_0_2_0_rc1/or1ksim/
86 Added dh command. lampret 8490d 22h /or1k/tags/stable_0_2_0_rc1/or1ksim/
85 Added dumphex. lampret 8490d 22h /or1k/tags/stable_0_2_0_rc1/or1ksim/
84 Update. lampret 8490d 22h /or1k/tags/stable_0_2_0_rc1/or1ksim/
83 Updates. lampret 8490d 22h /or1k/tags/stable_0_2_0_rc1/or1ksim/
82 Changed pctemp to pcnext. lampret 8490d 22h /or1k/tags/stable_0_2_0_rc1/or1ksim/
79 Data and instruction cache simulation added. lampret 8520d 14h /or1k/tags/stable_0_2_0_rc1/or1ksim/
78 (i/d)tlb_status lampret 8644d 04h /or1k/tags/stable_0_2_0_rc1/or1ksim/
77 Regular update. lampret 8644d 04h /or1k/tags/stable_0_2_0_rc1/or1ksim/
76 regular update lampret 8644d 04h /or1k/tags/stable_0_2_0_rc1/or1ksim/
75 simgetstr added. eval_mem32 replaced with evalsim_mem32. lampret 8644d 04h /or1k/tags/stable_0_2_0_rc1/or1ksim/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.