OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] [or1ksim/] - Rev 648

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
648 fb now works in system memory markom 8190d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/
647 some changes to fb to make it compatible with HW markom 8191d 17h /or1k/tags/stable_0_2_0_rc1/or1ksim/
646 some bugs fixed markom 8191d 19h /or1k/tags/stable_0_2_0_rc1/or1ksim/
645 simple frame buffer peripheral with test added markom 8191d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/
644 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8192d 18h /or1k/tags/stable_0_2_0_rc1/or1ksim/
643 Quick bug fix. ivang 8192d 18h /or1k/tags/stable_0_2_0_rc1/or1ksim/
642 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8192d 18h /or1k/tags/stable_0_2_0_rc1/or1ksim/
641 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8192d 19h /or1k/tags/stable_0_2_0_rc1/or1ksim/
640 Merge profiler and mprofiler with sim. ivang 8192d 20h /or1k/tags/stable_0_2_0_rc1/or1ksim/
639 MMU cache inhibit bit test added. simons 8195d 10h /or1k/tags/stable_0_2_0_rc1/or1ksim/
638 TLBTR CI bit is now working properly. simons 8195d 11h /or1k/tags/stable_0_2_0_rc1/or1ksim/
633 Bug fix in command line parser. ivang 8196d 16h /or1k/tags/stable_0_2_0_rc1/or1ksim/
632 profiler and mprofiler merged into sim. ivang 8197d 11h /or1k/tags/stable_0_2_0_rc1/or1ksim/
631 Real cache access is simulated now. simons 8198d 10h /or1k/tags/stable_0_2_0_rc1/or1ksim/
630 some bug fixes in store buffer analysis markom 8198d 19h /or1k/tags/stable_0_2_0_rc1/or1ksim/
629 typo fixed markom 8198d 22h /or1k/tags/stable_0_2_0_rc1/or1ksim/
627 or32 restored markom 8198d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/
626 store buffer added markom 8198d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/
624 Added logging of writes/read to/from SPR registers. ivang 8199d 15h /or1k/tags/stable_0_2_0_rc1/or1ksim/
623 update based on recent changes; arithmetic instructions does not modify carry yet markom 8199d 17h /or1k/tags/stable_0_2_0_rc1/or1ksim/
622 Cache test works on hardware. simons 8199d 20h /or1k/tags/stable_0_2_0_rc1/or1ksim/
621 Cache test works on hardware. simons 8199d 21h /or1k/tags/stable_0_2_0_rc1/or1ksim/
620 use ARITH_SET_FLAG to turn off set flag by arith. instructions markom 8199d 22h /or1k/tags/stable_0_2_0_rc1/or1ksim/
619 all test pass, after newest changes markom 8199d 22h /or1k/tags/stable_0_2_0_rc1/or1ksim/
616 flags test added markom 8202d 17h /or1k/tags/stable_0_2_0_rc1/or1ksim/
615 cmov and extxx instructions; add, addi, and, andi now set flag markom 8202d 17h /or1k/tags/stable_0_2_0_rc1/or1ksim/
612 Tick timer period extended to meet real timing. simons 8203d 22h /or1k/tags/stable_0_2_0_rc1/or1ksim/
611 EEAR register is not changed by trap, sys, int, tick and range exception. simons 8205d 00h /or1k/tags/stable_0_2_0_rc1/or1ksim/
608 Range exception removed from test. simons 8205d 19h /or1k/tags/stable_0_2_0_rc1/or1ksim/
606 raw register range bug fixed; acv_uart test passes markom 8206d 20h /or1k/tags/stable_0_2_0_rc1/or1ksim/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.