OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] [or1ksim/] [bpb/] - Rev 1773

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5589d 22h /or1k/tags/stable_0_2_0_rc1/or1ksim/bpb/
1572 This commit was manufactured by cvs2svn to create tag 'stable_0_2_0_rc1'. 6864d 04h /or1k/tags/stable_0_2_0_rc1/or1ksim/bpb/
1376 aclocal && autoconf && automake phoenix 7064d 09h /or1k/tags/stable_0_2_0_rc1/or1ksim/bpb/
1358 Modularise config file parseing. Paving the way for further modularisation. nogj 7071d 00h /or1k/tags/stable_0_2_0_rc1/or1ksim/bpb/
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7080d 03h /or1k/tags/stable_0_2_0_rc1/or1ksim/bpb/
1344 * Avoid doing a store in *every* instruction executed by storeing the instruction function unit in or32_opcodes nogj 7093d 07h /or1k/tags/stable_0_2_0_rc1/or1ksim/bpb/
1308 Gyorgy Jeney: extensive cleanup phoenix 7284d 21h /or1k/tags/stable_0_2_0_rc1/or1ksim/bpb/
1249 Downgrading back to automake-1.4 lampret 7449d 21h /or1k/tags/stable_0_2_0_rc1/or1ksim/bpb/
1243 Added "cm" command to copy data inside memory.
Make or1ksim work on little endian platforms.
Port to Mac OS X.
Some bugfixes.
Allow JTAG write access to read-only memory regions.		 hpanther 7452d 06h /or1k/tags/stable_0_2_0_rc1/or1ksim/bpb/
1117 Ignore generated files for CVS purposes sfurman 7792d 21h /or1k/tags/stable_0_2_0_rc1/or1ksim/bpb/
1097 Cache invalidate bug fixed. simons 7879d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/bpb/
997 PRINTF should be used instead of printf; command redirection repaired markom 7981d 12h /or1k/tags/stable_0_2_0_rc1/or1ksim/bpb/
970 Testbench is now running on ORP architecture platform. simons 7988d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/bpb/
876 Beta release of ATA simulation rherveille 8032d 22h /or1k/tags/stable_0_2_0_rc1/or1ksim/bpb/
541 lot of new parameters concerning memory delays added; bpb parameter moved from cpu to new bpb section; UPDATE YOUR .CFG FILES! markom 8208d 07h /or1k/tags/stable_0_2_0_rc1/or1ksim/bpb/
517 some performance optimizations markom 8212d 07h /or1k/tags/stable_0_2_0_rc1/or1ksim/bpb/
500 Added .cvsignore files for annoying generated files erez 8214d 10h /or1k/tags/stable_0_2_0_rc1/or1ksim/bpb/
306 corrected lots of bugs markom 8269d 11h /or1k/tags/stable_0_2_0_rc1/or1ksim/bpb/
264 updated cpu config section; added sim config section markom 8275d 06h /or1k/tags/stable_0_2_0_rc1/or1ksim/bpb/
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8284d 10h /or1k/tags/stable_0_2_0_rc1/or1ksim/bpb/
102 Major update to include PM, PIC, Cache Mngmnt and non-interactive mode. lampret 8443d 16h /or1k/tags/stable_0_2_0_rc1/or1ksim/bpb/
54 Regular maintenance. lampret 8713d 13h /or1k/tags/stable_0_2_0_rc1/or1ksim/bpb/
28 Adding COFF loader. lampret 8804d 20h /or1k/tags/stable_0_2_0_rc1/or1ksim/bpb/
26 Clean up. lampret 8820d 17h /or1k/tags/stable_0_2_0_rc1/or1ksim/bpb/
18 or16 added, or1k renamed to or32. lampret 8823d 12h /or1k/tags/stable_0_2_0_rc1/or1ksim/bpb/
13 Rebuild of the generated files. jrydberg 8884d 05h /or1k/tags/stable_0_2_0_rc1/or1ksim/bpb/
7 Major update of the enviorment. Now uses autoconf and automake. The
simulator uses readline aswell to get input from the user. A number of
new files added, some modified. The libc directory is now called support.		 jrydberg 8884d 05h /or1k/tags/stable_0_2_0_rc1/or1ksim/bpb/
6 Just a regular update with exception of cache simulation. MMU simulation still under development. lampret 8884d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/bpb/
3 This commit was generated by cvs2svn to compensate for changes in r2, which
included commits to RCS files with non-trunk default branches.		 cvs 9010d 16h /or1k/tags/stable_0_2_0_rc1/or1ksim/bpb/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.