OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] [or1ksim/] [cache/] - Rev 1376

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1376 aclocal && autoconf && automake phoenix 7060d 02h /or1k/tags/stable_0_2_0_rc1/or1ksim/cache/
1358 Modularise config file parseing. Paving the way for further modularisation. nogj 7066d 17h /or1k/tags/stable_0_2_0_rc1/or1ksim/cache/
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7075d 20h /or1k/tags/stable_0_2_0_rc1/or1ksim/cache/
1344 * Avoid doing a store in *every* instruction executed by storeing the instruction function unit in or32_opcodes nogj 7089d 00h /or1k/tags/stable_0_2_0_rc1/or1ksim/cache/
1308 Gyorgy Jeney: extensive cleanup phoenix 7280d 15h /or1k/tags/stable_0_2_0_rc1/or1ksim/cache/
1249 Downgrading back to automake-1.4 lampret 7445d 15h /or1k/tags/stable_0_2_0_rc1/or1ksim/cache/
1117 Ignore generated files for CVS purposes sfurman 7788d 15h /or1k/tags/stable_0_2_0_rc1/or1ksim/cache/
1099 cvs bug fixed markom 7875d 02h /or1k/tags/stable_0_2_0_rc1/or1ksim/cache/
1085 Bug fixed. simons 7887d 16h /or1k/tags/stable_0_2_0_rc1/or1ksim/cache/
997 PRINTF should be used instead of printf; command redirection repaired markom 7977d 05h /or1k/tags/stable_0_2_0_rc1/or1ksim/cache/
992 A bug when cache enabled and bus error comes fixed. simons 7978d 21h /or1k/tags/stable_0_2_0_rc1/or1ksim/cache/
970 Testbench is now running on ORP architecture platform. simons 7984d 16h /or1k/tags/stable_0_2_0_rc1/or1ksim/cache/
884 code cleaning - a lot of global variables moved to runtime struct markom 8021d 03h /or1k/tags/stable_0_2_0_rc1/or1ksim/cache/
876 Beta release of ATA simulation rherveille 8028d 15h /or1k/tags/stable_0_2_0_rc1/or1ksim/cache/
638 TLBTR CI bit is now working properly. simons 8179d 17h /or1k/tags/stable_0_2_0_rc1/or1ksim/cache/
631 Real cache access is simulated now. simons 8182d 16h /or1k/tags/stable_0_2_0_rc1/or1ksim/cache/
626 store buffer added markom 8183d 05h /or1k/tags/stable_0_2_0_rc1/or1ksim/cache/
541 lot of new parameters concerning memory delays added; bpb parameter moved from cpu to new bpb section; UPDATE YOUR .CFG FILES! markom 8204d 01h /or1k/tags/stable_0_2_0_rc1/or1ksim/cache/
517 some performance optimizations markom 8208d 00h /or1k/tags/stable_0_2_0_rc1/or1ksim/cache/
500 Added .cvsignore files for annoying generated files erez 8210d 04h /or1k/tags/stable_0_2_0_rc1/or1ksim/cache/
429 cache configuration added markom 8231d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/cache/
428 cache configuration added markom 8231d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/cache/
261 modified memory accesses; added cfg script; added pic test basic entry of vga; some extensions to mc markom 8271d 04h /or1k/tags/stable_0_2_0_rc1/or1ksim/cache/
247 Major update of the enviorment. Now uses autoconf and automake. The
simulator uses readline aswell to get input from the user. A number of
new files added, some modified. The libc directory is now called support.		 jrydberg 8275d 10h /or1k/tags/stable_0_2_0_rc1/or1ksim/cache/
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8280d 03h /or1k/tags/stable_0_2_0_rc1/or1ksim/cache/
167 - SPR values corrected
- testbenches now work
- lot of optimizations, use --disable-debugmod for optimal performance
- some tick timer bugs fixed		 markom 8356d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/cache/
110 bug fix. markom 8435d 02h /or1k/tags/stable_0_2_0_rc1/or1ksim/cache/
102 Major update to include PM, PIC, Cache Mngmnt and non-interactive mode. lampret 8439d 09h /or1k/tags/stable_0_2_0_rc1/or1ksim/cache/
84 Update. lampret 8486d 00h /or1k/tags/stable_0_2_0_rc1/or1ksim/cache/
79 Data and instruction cache simulation added. lampret 8515d 16h /or1k/tags/stable_0_2_0_rc1/or1ksim/cache/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.