OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] [or1ksim/] [cpu/] - Rev 1302

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1302 compile fix (remove const) phoenix 7319d 18h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/
1295 Updated instruction set descriptions. Changed FP instructions encoding. lampret 7323d 20h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/
1290 added more operands phoenix 7362d 20h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/
1286 Changed desciption of the l.cust5 insns lampret 7372d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/
1285 Changed desciption of the l.cust5 insns lampret 7372d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/
1263 simprintf now uses stack vargs -- same as printf markom 7417d 10h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/
1256 page size is 8192 on or32 phoenix 7457d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/
1249 Downgrading back to automake-1.4 lampret 7466d 20h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/
1244 Added "cm" command to copy data inside memory.
Make or1ksim work on little endian platforms.
Port to Mac OS X.
Some bugfixes.
Allow JTAG write access to read-only memory regions.		 hpanther 7469d 05h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/
1240 additional functions to bypass cache and mmu needed for peripheral devices phoenix 7473d 15h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/
1218 segfault when there is no memory context fix phoenix 7521d 18h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/
1204 added additional field into executed log wich besides EA also prints PA (physical address) phoenix 7553d 15h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/
1203 value stored in ITLB and DTLB match registers was wrong. fixed. phoenix 7553d 15h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/
1202 at exception print insn number to ease debugging phoenix 7553d 16h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/
1178 avoid another immu exception that should not happen phoenix 7674d 17h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/
1177 more informative output phoenix 7676d 00h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/
1174 fix for immu exceptions that never should have happened phoenix 7677d 19h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/
1170 Added support for l.addc instruction. csanchez 7685d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/
1169 Added support for l.addc instruction. csanchez 7686d 00h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/
1150 remove unneded include phoenix 7766d 04h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/
1117 Ignore generated files for CVS purposes sfurman 7809d 20h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/
1114 Added cvs log keywords lampret 7840d 15h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/
1106 Cache invalidate bug fixed again (it was ok before). simons 7890d 03h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/
1097 Cache invalidate bug fixed. simons 7896d 22h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/
1086 STACK_ARGS is getting obsolete and is only needed by simprintf, which needs it to be 0. lampret 7903d 18h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/
1061 ELF sym loading improved markom 7950d 05h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/
1049 Added "breaks" command that prints all set breakpoints. ivang 7977d 02h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/
1034 Fixed encoding for l.div/l.divu. lampret 7982d 17h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/
1025 PRINTF/printf mess fixed. simons 7985d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/
1024 Mess with printf/PRINTF fixed. Ethernet test changed to support latest changes. simons 7986d 08h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.