OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] [or1ksim/] [mmu/] - Rev 1418

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1418 Rearange some code such that it is not assumed that except_handle returns nogj 7026d 21h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
1416 Make the immu use the new debug functions nogj 7026d 21h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
1414 Rearange code in the dmmu such that it is not assumed that except_handle returns nogj 7026d 21h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
1412 Make the dmmu use the new debug functions nogj 7026d 21h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
1382 Nir Mor:
Implemented DCCFGR, ICCFGR, DMMUCFGR and IMMUCFGR spr registers.		 nogj 7042d 01h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
1376 aclocal && autoconf && automake phoenix 7061d 01h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
1358 Modularise config file parseing. Paving the way for further modularisation. nogj 7067d 16h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7076d 19h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
1344 * Avoid doing a store in *every* instruction executed by storeing the instruction function unit in or32_opcodes nogj 7089d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
1308 Gyorgy Jeney: extensive cleanup phoenix 7281d 14h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
1249 Downgrading back to automake-1.4 lampret 7446d 14h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
1240 additional functions to bypass cache and mmu needed for peripheral devices phoenix 7453d 09h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
1174 fix for immu exceptions that never should have happened phoenix 7657d 13h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
1117 Ignore generated files for CVS purposes sfurman 7789d 14h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
1099 cvs bug fixed markom 7876d 01h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
997 PRINTF should be used instead of printf; command redirection repaired markom 7978d 04h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
970 Testbench is now running on ORP architecture platform. simons 7985d 15h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
886 MMU registers reserved fields protected from writing. simons 8021d 20h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
884 code cleaning - a lot of global variables moved to runtime struct markom 8022d 02h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
876 Beta release of ATA simulation rherveille 8029d 14h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
713 lot of small minor improvements: code documented, cleaned; runs at about same speed when not actually logging, but exe_log is enabled; raw_stats now run only with simple execution - enable RAW_USAGE_STATS macro markom 8150d 03h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
638 TLBTR CI bit is now working properly. simons 8180d 16h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
600 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8193d 14h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
572 Some new bugs fixed. simons 8198d 16h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
541 lot of new parameters concerning memory delays added; bpb parameter moved from cpu to new bpb section; UPDATE YOUR .CFG FILES! markom 8205d 00h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
535 stats is updated; statical single stats removed; t command output cleaned, added time output; cycles is moved to instructions; cycles now count time markom 8205d 22h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
517 some performance optimizations markom 8208d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
500 Added .cvsignore files for annoying generated files erez 8211d 03h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
456 Page size bug fixed. simons 8229d 18h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
446 ITLBMR register bit fields set in order. simons 8231d 05h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.