OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] [or1ksim/] [peripheral/] - Rev 1505

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1505 Make output clearer nogj 6953d 02h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/
1504 Use proper types nogj 6953d 02h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/
1503 Move loopback handling out of uart_clock16 nogj 6953d 02h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/
1502 Move interrupt handling out of uart_clock16 nogj 6953d 02h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/
1501 Move RX logic out of uart_clock16 nogj 6953d 02h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/
1500 Move vapi command handling out of uart_clock16 nogj 6953d 02h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/
1499 Move TX logic out of uart_clock16 nogj 6953d 02h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/
1491 Make the dma peripheral use the new debugging functions nogj 6976d 07h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/
1490 Make the mc peripheral use the new debugging functions nogj 6976d 07h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/
1489 Make the gpio use the new debugging functions nogj 6976d 07h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/
1488 Make the ata peripheral use the new debugging functions nogj 6976d 07h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/
1487 Remove useless *breakpoint argument from the {set,eval}_direct* functions nogj 6976d 07h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/
1486 * Seporate out the code used for handling the memory peripheral to peripheral/memory.c
* Mostly decouple the memory controller from the internals of the memory handling.
* Rewrite memory handling to be more linear and thus much faster.
* Issue a bus error on read/write with invalid granularity.		 nogj 6981d 04h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/
1485 Remove nolonger used test peripheral nogj 6981d 04h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/
1484 Use the {set,eval}_direct* functions where they are supposed to be used nogj 6986d 22h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/
1477 Fix typo such that the vga peripheral may be disabled nogj 7001d 20h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/
1476 Change the wording of error messages to more acuretly reflect the error they are talking about. nogj 7001d 20h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/
1469 Don't halt the sim when not needed nogj 7028d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/
1467 * Remove useless checks.
* Don't halt the sim when not really necessary.		 nogj 7028d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/
1465 Fix printing of uninitialised value nogj 7028d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/
1463 Make the ethernet peripheral use the new debug channels nogj 7028d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/
1461 Add an optional `enabled' paramter to every peripheral nogj 7028d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/
1446 Cosmetic fixes nogj 7028d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/
1400 Useing set_mem32 and eval_mem32 is incorrect. Use set_direct32 and eval_direct32 instead nogj 7029d 00h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/
1396 Remove useless use of floats nogj 7029d 00h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/
1394 Fix VAPI in the uart nogj 7029d 00h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/
1392 Make uart use the new trace functions nogj 7029d 00h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/
1390 * Change scheduler to count down to 0 instead of reaching a certain cycle
count.
* Change the SCHED_ADD interface to take a time out as the parameter instead of the number of cycles.		 nogj 7029d 00h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/
1388 Remove useless define nogj 7035d 03h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/
1383 Nir Mor:
Corrected stupid typo		 nogj 7044d 03h /or1k/tags/stable_0_2_0_rc1/or1ksim/peripheral/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.