OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] [or1ksim/] [pic/] - Rev 1765

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5552d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/pic/
1572 This commit was manufactured by cvs2svn to create tag 'stable_0_2_0_rc1'. 6827d 06h /or1k/tags/stable_0_2_0_rc1/or1ksim/pic/
1545 move sched_next_insn from sim-cmd.c to sched.c. It is also usefull for the pic and the tick timer nogj 6897d 02h /or1k/tags/stable_0_2_0_rc1/or1ksim/pic/
1506 * Remove very slow {set,test}sprbit{,s} functions.
* Remove uses of getsprbits in time critical functions.
nogj 6902d 11h /or1k/tags/stable_0_2_0_rc1/or1ksim/pic/
1496 Don't issue a pending interrupt when it has already been cleared nogj 6917d 09h /or1k/tags/stable_0_2_0_rc1/or1ksim/pic/
1478 Move a TRACE such that it is displayed when except handle does not return nogj 6966d 03h /or1k/tags/stable_0_2_0_rc1/or1ksim/pic/
1473 Add warning that except_handle may not return nogj 6993d 06h /or1k/tags/stable_0_2_0_rc1/or1ksim/pic/
1446 Cosmetic fixes nogj 6993d 06h /or1k/tags/stable_0_2_0_rc1/or1ksim/pic/
1432 Collect most of the cpu state variables in a structure (cpu_state) nogj 6993d 06h /or1k/tags/stable_0_2_0_rc1/or1ksim/pic/
1426 * Fix some warnings.
* Add some debugging messages.
nogj 6993d 06h /or1k/tags/stable_0_2_0_rc1/or1ksim/pic/
1387 Remove pic_clock() nogj 6999d 10h /or1k/tags/stable_0_2_0_rc1/or1ksim/pic/
1376 aclocal && autoconf && automake phoenix 7027d 10h /or1k/tags/stable_0_2_0_rc1/or1ksim/pic/
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7043d 05h /or1k/tags/stable_0_2_0_rc1/or1ksim/pic/
1308 Gyorgy Jeney: extensive cleanup phoenix 7247d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/pic/
1249 Downgrading back to automake-1.4 lampret 7412d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/pic/
1117 Ignore generated files for CVS purposes sfurman 7755d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/pic/
997 PRINTF should be used instead of printf; command redirection repaired markom 7944d 14h /or1k/tags/stable_0_2_0_rc1/or1ksim/pic/
970 Testbench is now running on ORP architecture platform. simons 7952d 01h /or1k/tags/stable_0_2_0_rc1/or1ksim/pic/
876 Beta release of ATA simulation rherveille 7996d 00h /or1k/tags/stable_0_2_0_rc1/or1ksim/pic/
805 kbd, fb, vga devices now uses scheduler markom 8079d 15h /or1k/tags/stable_0_2_0_rc1/or1ksim/pic/
729 some small optimizations markom 8113d 11h /or1k/tags/stable_0_2_0_rc1/or1ksim/pic/
611 EEAR register is not changed by trap, sys, int, tick and range exception. simons 8156d 14h /or1k/tags/stable_0_2_0_rc1/or1ksim/pic/
600 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8159d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/pic/
567 Commit lapsus fixed. simons 8165d 13h /or1k/tags/stable_0_2_0_rc1/or1ksim/pic/
561 Tick timer is not connected to PIC. simons 8166d 05h /or1k/tags/stable_0_2_0_rc1/or1ksim/pic/
557 some optimizations; fsim running at 2MIPS; pm section added to config; configure bug fixed markom 8169d 12h /or1k/tags/stable_0_2_0_rc1/or1ksim/pic/
517 some performance optimizations markom 8175d 08h /or1k/tags/stable_0_2_0_rc1/or1ksim/pic/
500 Added .cvsignore files for annoying generated files erez 8177d 12h /or1k/tags/stable_0_2_0_rc1/or1ksim/pic/
409 some minor changes to or1ksim; Testbench except.s modified. Interrupt test almost finished for uart ACV. markom 8204d 12h /or1k/tags/stable_0_2_0_rc1/or1ksim/pic/
349 Some bugs regarding cache simulation fixed. simons 8224d 02h /or1k/tags/stable_0_2_0_rc1/or1ksim/pic/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.