OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] [or1ksim/] [testbench/] - Rev 1566

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1566 Make the timer test emit the correct success protocol nogj 6865d 21h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/
1565 Revert previous `fix' to accept the correct return code nogj 6865d 21h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/
1552 Update most config.guess and config.sub scripts. robertmh 6912d 17h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/
1549 Spelling fixes nogj 6928d 17h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/
1540 * Breakup the tick_job function into smaller ones.
* Fix lots of conner cases.
* Add tests for the tick timer.		 nogj 6928d 17h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/
1523 Bring config files up-to-date with recent changes nogj 6934d 01h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/
1498 Correct a couple of tests nogj 6949d 00h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/
1497 Print more verbose ouput nogj 6949d 00h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/
1486 * Seporate out the code used for handling the memory peripheral to peripheral/memory.c
* Mostly decouple the memory controller from the internals of the memory handling.
* Rewrite memory handling to be more linear and thus much faster.
* Issue a bus error on read/write with invalid granularity.		 nogj 6977d 02h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/
1446 Cosmetic fixes nogj 7024d 21h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/
1424 Update the config files for the tests to the new format nogj 7024d 21h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/
1422 Remove the useless include "sys/time.h" nogj 7024d 21h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/
1420 Fix test to expect the correct `return code' nogj 7024d 21h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/
1355 Fix dmatest testcase nogj 7073d 03h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/
1272 aclocal, autoconf and automake dependency problem solved (so it doesn't do automatic update of aclocal, configure and Makefile.in files) jurem 7385d 00h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/
1266 Fixed CCAS & CCASFLAGS, now works jurem 7392d 02h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/
1264 CCAS added to configure.in, CCASCOMPILE changed in Makefile.in jurem 7394d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/
1249 Downgrading back to automake-1.4 lampret 7444d 14h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/
1117 Ignore generated files for CVS purposes sfurman 7787d 14h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/
1081 or32-uclinux tool chain have to be used to build the testbench. simons 7909d 03h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/
1048 breakpoint can be set on labels markom 7955d 22h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/
1027 PRINTF/printf mess fixed. simons 7963d 04h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/
1024 Mess with printf/PRINTF fixed. Ethernet test changed to support latest changes. simons 7964d 02h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/
997 PRINTF should be used instead of printf; command redirection repaired markom 7976d 04h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/
972 Interrupt suorces fixed. simons 7983d 00h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/
971 Now even keyboard test passes. simons 7983d 03h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/
970 Testbench is now running on ORP architecture platform. simons 7983d 15h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/
957 Flash at 0x04000000 RAM at 0x00000000. Only MMU test works. simons 7985d 17h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/
956 Changed to work with or32-uclinux tool chain. Everything works except keyboard test. simons 7985d 21h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/
915 cuc main verilog file generation markom 7999d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/testbench/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.