OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] - Rev 1022

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1022 As per Taylor Su suggestion all case blocks are full case by default and optionally (OR1200_CASE_DEFAULT) can be disabled to increase clock frequncy. lampret 7984d 06h /or1k/tags/stable_0_2_0_rc2/
1021 *** empty log message *** rherveille 7988d 09h /or1k/tags/stable_0_2_0_rc2/
1020 Fixed several bugs
Working version, tested on Bender hardware		 rherveille 7988d 09h /or1k/tags/stable_0_2_0_rc2/
1019 fixed some bugs detected by Bender hardware rherveille 7988d 09h /or1k/tags/stable_0_2_0_rc2/
1018 TX_BD_NUM register now contains a real number of transmit BDs (before this was n*2) simons 7988d 16h /or1k/tags/stable_0_2_0_rc2/
1017 TX_BD_NUM register now contains a real number of transmit BDs (before this was n*2) simons 7988d 16h /or1k/tags/stable_0_2_0_rc2/
1016 64 bytes is the smallest packet size. simons 7989d 08h /or1k/tags/stable_0_2_0_rc2/
1015 Host type was not recognized. simons 7989d 18h /or1k/tags/stable_0_2_0_rc2/
1014 added _JBLEN definition for or1k ivang 7990d 08h /or1k/tags/stable_0_2_0_rc2/
1013 ORP architecture supported. simons 7990d 10h /or1k/tags/stable_0_2_0_rc2/
1011 Removed some commented RTL. Fixed SR/ESR flag bug. lampret 7991d 03h /or1k/tags/stable_0_2_0_rc2/
1010 Import ivang 7995d 06h /or1k/tags/stable_0_2_0_rc2/
1009 Import ivang 7995d 06h /or1k/tags/stable_0_2_0_rc2/
1008 Import ivang 7995d 07h /or1k/tags/stable_0_2_0_rc2/
1007 Import ivang 7995d 07h /or1k/tags/stable_0_2_0_rc2/
1006 Import ivang 7995d 07h /or1k/tags/stable_0_2_0_rc2/
1005 Import ivang 7995d 07h /or1k/tags/stable_0_2_0_rc2/
1004 Now every ramdisk image should have init program. simons 7995d 16h /or1k/tags/stable_0_2_0_rc2/
1003 cuc temporary files are deleted upon exiting markom 7995d 16h /or1k/tags/stable_0_2_0_rc2/
1002 Now every ramdisk image should have init program. simons 7995d 16h /or1k/tags/stable_0_2_0_rc2/
1001 fixed load/store state machine verilog generation errors markom 7995d 16h /or1k/tags/stable_0_2_0_rc2/
1000 IC/DC cache enable routines fixed. simons 7995d 16h /or1k/tags/stable_0_2_0_rc2/
999 Now every ramdisk image should have init program. simons 7995d 17h /or1k/tags/stable_0_2_0_rc2/
998 added missing fout initialization markom 7995d 19h /or1k/tags/stable_0_2_0_rc2/
997 PRINTF should be used instead of printf; command redirection repaired markom 7995d 20h /or1k/tags/stable_0_2_0_rc2/
996 some minor bugs fixed markom 7996d 19h /or1k/tags/stable_0_2_0_rc2/
994 Store buffer has been tested and it works. BY default it is still disabled until uClinux confirms correct operation on FPGA board. lampret 7997d 02h /or1k/tags/stable_0_2_0_rc2/
993 Fixed IMMU bug. lampret 7997d 02h /or1k/tags/stable_0_2_0_rc2/
992 A bug when cache enabled and bus error comes fixed. simons 7997d 11h /or1k/tags/stable_0_2_0_rc2/
991 Different memory controller. simons 7997d 11h /or1k/tags/stable_0_2_0_rc2/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.