OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] - Rev 720

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
720 single floating point support added markom 8161d 00h /or1k/tags/stable_0_2_0_rc2/
719 config.h.in updated markom 8161d 00h /or1k/tags/stable_0_2_0_rc2/
718 Memory size extended. Tested with nano-X. simons 8161d 02h /or1k/tags/stable_0_2_0_rc2/
717 some minor improvements markom 8161d 02h /or1k/tags/stable_0_2_0_rc2/
716 Tested on uClinux. simons 8161d 15h /or1k/tags/stable_0_2_0_rc2/
715 dhrystones strcmp repaired markom 8162d 01h /or1k/tags/stable_0_2_0_rc2/
714 do_stats introduced for faster no-stats execution markom 8162d 22h /or1k/tags/stable_0_2_0_rc2/
713 lot of small minor improvements: code documented, cleaned; runs at about same speed when not actually logging, but exe_log is enabled; raw_stats now run only with simple execution - enable RAW_USAGE_STATS macro markom 8163d 00h /or1k/tags/stable_0_2_0_rc2/
712 eval_operand and set_operand functions are being generated markom 8165d 21h /or1k/tags/stable_0_2_0_rc2/
711 Ram size exteneded to 4Mb. simons 8166d 00h /or1k/tags/stable_0_2_0_rc2/
710 _print removed. simons 8166d 01h /or1k/tags/stable_0_2_0_rc2/
709 eval_operands is now being generated markom 8166d 03h /or1k/tags/stable_0_2_0_rc2/
708 Sash can be now built with or32-uclibc tool chain. simons 8166d 13h /or1k/tags/stable_0_2_0_rc2/
707 _start label is now the entry point. simons 8166d 14h /or1k/tags/stable_0_2_0_rc2/
706 insn_decode execution part replaced by generated function decode_execute; use --enable-simple to use runtime decoding markom 8166d 20h /or1k/tags/stable_0_2_0_rc2/
705 Updated changed registers. ivang 8167d 21h /or1k/tags/stable_0_2_0_rc2/
704 exe_logs now print also l.nop 3 printfs markom 8167d 22h /or1k/tags/stable_0_2_0_rc2/
703 small optimizations to dissasemble markom 8168d 00h /or1k/tags/stable_0_2_0_rc2/
702 Initial coding of ethernet simulator model finished. ivang 8168d 01h /or1k/tags/stable_0_2_0_rc2/
701 Memory allocation for sections changed. simons 8169d 02h /or1k/tags/stable_0_2_0_rc2/
700 vfork reapaired again. simons 8169d 11h /or1k/tags/stable_0_2_0_rc2/
699 Simprintf bug fixed again. simons 8172d 13h /or1k/tags/stable_0_2_0_rc2/
698 Simprintf bug fixed again. simons 8172d 13h /or1k/tags/stable_0_2_0_rc2/
697 Simprintf bug fixed again. simons 8172d 14h /or1k/tags/stable_0_2_0_rc2/
696 Development version of ethernet.c ivang 8174d 21h /or1k/tags/stable_0_2_0_rc2/
695 Modifications and additions for finished ethernet core. ivang 8174d 21h /or1k/tags/stable_0_2_0_rc2/
694 immediate stats added markom 8175d 01h /or1k/tags/stable_0_2_0_rc2/
693 exception info is outputted only in verbose mode markom 8175d 02h /or1k/tags/stable_0_2_0_rc2/
692 stats data is now initialized; should fix some problems with caches, etc markom 8175d 02h /or1k/tags/stable_0_2_0_rc2/
691 some more file sanity checking markom 8175d 02h /or1k/tags/stable_0_2_0_rc2/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.