OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] - Rev 761

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
761 Checksum calculation fixed. simons 8151d 03h /or1k/tags/stable_0_2_0_rc2/
760 Fixed defines for running on XSV800 at 10MHz lampret 8151d 14h /or1k/tags/stable_0_2_0_rc2/
759 Explained 10MHz. Fixed directory name. lampret 8151d 14h /or1k/tags/stable_0_2_0_rc2/
758 Fixed relative/absolute paths. Changed soem file names. lampret 8151d 14h /or1k/tags/stable_0_2_0_rc2/
757 Removed or1ksim binary. Properly is to compile it and install it. lampret 8151d 14h /or1k/tags/stable_0_2_0_rc2/
756 Changed clock from 12.5MHz to 10MHz. lampret 8151d 14h /or1k/tags/stable_0_2_0_rc2/
755 This commit was generated by cvs2svn to compensate for changes in r754,
which included commits to RCS files with non-trunk default branches.		 lampret 8151d 15h /or1k/tags/stable_0_2_0_rc2/
753 Memory map and interrupt settings changed to fit new hw. simons 8151d 16h /or1k/tags/stable_0_2_0_rc2/
752 Fixed some typos lampret 8151d 18h /or1k/tags/stable_0_2_0_rc2/
751 This commit was generated by cvs2svn to compensate for changes in r750,
which included commits to RCS files with non-trunk default branches.		 lampret 8151d 19h /or1k/tags/stable_0_2_0_rc2/
749 This commit was generated by cvs2svn to compensate for changes in r748,
which included commits to RCS files with non-trunk default branches.		 lampret 8151d 19h /or1k/tags/stable_0_2_0_rc2/
747 First import of the "new" XESS XSV environment. lampret 8151d 19h /or1k/tags/stable_0_2_0_rc2/
746 First import of the "new" XESS XSV environment. lampret 8151d 19h /or1k/tags/stable_0_2_0_rc2/
745 ifconfig route and ping tested on or1ksim. simons 8155d 16h /or1k/tags/stable_0_2_0_rc2/
744 Some changes and fixes. simons 8155d 16h /or1k/tags/stable_0_2_0_rc2/
743 Ping is working on or1ksim. simons 8155d 16h /or1k/tags/stable_0_2_0_rc2/
742 Added status info dump. ivang 8158d 01h /or1k/tags/stable_0_2_0_rc2/
741 Added dump of MC status. ivang 8158d 01h /or1k/tags/stable_0_2_0_rc2/
740 Serial baud rate define used for uart config. simons 8158d 18h /or1k/tags/stable_0_2_0_rc2/
739 Console setup fixed. simons 8158d 18h /or1k/tags/stable_0_2_0_rc2/
738 *** empty log message *** ivang 8159d 01h /or1k/tags/stable_0_2_0_rc2/
737 Added alternative for critical path in DU. lampret 8159d 11h /or1k/tags/stable_0_2_0_rc2/
736 Changed generation of SPR address. Now it is ORed from base and offset instead of a sum. lampret 8162d 11h /or1k/tags/stable_0_2_0_rc2/
735 Fixed async loop. Changed multiplier type for ASIC. lampret 8162d 11h /or1k/tags/stable_0_2_0_rc2/
734 Fixed eth configuration. ivang 8164d 20h /or1k/tags/stable_0_2_0_rc2/
733 Fixed configuration. ivang 8164d 20h /or1k/tags/stable_0_2_0_rc2/
732 Fixed error during merge. ivang 8164d 20h /or1k/tags/stable_0_2_0_rc2/
731 Merge. ivang 8164d 21h /or1k/tags/stable_0_2_0_rc2/
730 tick section is now obsolete; update your .cfg files! markom 8166d 01h /or1k/tags/stable_0_2_0_rc2/
729 some small optimizations markom 8166d 01h /or1k/tags/stable_0_2_0_rc2/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.