OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] - Rev 967

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
967 Checking in mul directory. lampret 8004d 16h /or1k/tags/stable_0_2_0_rc2/
966 Checking in cbasic directory. lampret 8004d 16h /or1k/tags/stable_0_2_0_rc2/
965 Checking in basic directory. lampret 8004d 16h /or1k/tags/stable_0_2_0_rc2/
964 Checking in support directory. lampret 8004d 16h /or1k/tags/stable_0_2_0_rc2/
962 Fixed Xilinx trace buffer address. REported by Taylor Su. lampret 8004d 17h /or1k/tags/stable_0_2_0_rc2/
961 uart16550 RTL files renamed/added/removed. lampret 8004d 17h /or1k/tags/stable_0_2_0_rc2/
960 Directory cleanup. lampret 8004d 17h /or1k/tags/stable_0_2_0_rc2/
959 Fixed size of generic flash/sram to exactly 2MB lampret 8005d 16h /or1k/tags/stable_0_2_0_rc2/
958 Disabled ITLB translation when 1) doing access to ITLB SPRs or 2) crossing page. This modification was tested only with parts of IMMU test - remaining test cases needs to be run. lampret 8005d 16h /or1k/tags/stable_0_2_0_rc2/
957 Flash at 0x04000000 RAM at 0x00000000. Only MMU test works. simons 8006d 02h /or1k/tags/stable_0_2_0_rc2/
956 Changed to work with or32-uclinux tool chain. Everything works except keyboard test. simons 8006d 07h /or1k/tags/stable_0_2_0_rc2/
955 typos and grammar fixed markom 8007d 08h /or1k/tags/stable_0_2_0_rc2/
954 some debugging code cleanup markom 8007d 11h /or1k/tags/stable_0_2_0_rc2/
953 burst detection for bytes & halfwords added markom 8007d 12h /or1k/tags/stable_0_2_0_rc2/
952 Added or1200_monitor top. lampret 8007d 17h /or1k/tags/stable_0_2_0_rc2/
951 Updated file names lampret 8007d 17h /or1k/tags/stable_0_2_0_rc2/
950 Removed nop.log. Added general.log and lookup.log. In the middle of moving test cases. lampret 8007d 17h /or1k/tags/stable_0_2_0_rc2/
949 Added more WISHBONE protocol checks. Removed nop.log. Added general.log and lookup.log. lampret 8007d 17h /or1k/tags/stable_0_2_0_rc2/
948 Fixed reference name lampret 8007d 17h /or1k/tags/stable_0_2_0_rc2/
947 rty_i are unused - tied to zero. lampret 8007d 17h /or1k/tags/stable_0_2_0_rc2/
946 Added SRAM_GENERIC lampret 8007d 17h /or1k/tags/stable_0_2_0_rc2/
945 Changed logic when FLASH_GENERIC_REGISTERED lampret 8007d 17h /or1k/tags/stable_0_2_0_rc2/
944 Added OR1200_WB_RETRY. Moved WB registered outsputs / samples inputs into lower section. lampret 8007d 17h /or1k/tags/stable_0_2_0_rc2/
943 Added optional retry counter for wb_rty_i. Added graceful termination for aborted transfers. lampret 8007d 17h /or1k/tags/stable_0_2_0_rc2/
942 Delayed external access at page crossing. lampret 8007d 17h /or1k/tags/stable_0_2_0_rc2/
941 memory optimizations moved into main optimization loop markom 8010d 10h /or1k/tags/stable_0_2_0_rc2/
940 profiling and cuc can be made in one run markom 8011d 08h /or1k/tags/stable_0_2_0_rc2/
939 caller saved register r11 fixed markom 8011d 13h /or1k/tags/stable_0_2_0_rc2/
938 conditional facts does not work for assignments outside BB markom 8011d 14h /or1k/tags/stable_0_2_0_rc2/
937 added file; cleanup markom 8011d 15h /or1k/tags/stable_0_2_0_rc2/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.