OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] [or1ksim/] - Rev 1782

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5569d 06h /or1k/tags/stable_0_2_0_rc2/or1ksim/
1611 This commit was manufactured by cvs2svn to create tag 'stable_0_2_0_rc2'. 6769d 15h /or1k/tags/stable_0_2_0_rc2/or1ksim/
1610 Update ChangeLog nogj 6769d 15h /or1k/tags/stable_0_2_0_rc2/or1ksim/
1609 0.2.0-rc2 release nogj 6769d 16h /or1k/tags/stable_0_2_0_rc2/or1ksim/
1608 Avoid scheduleing too many jobs, potentially underflowing the scheduler stack nogj 6770d 10h /or1k/tags/stable_0_2_0_rc2/or1ksim/
1607 Don't drop cycles from the scheduler nogj 6770d 10h /or1k/tags/stable_0_2_0_rc2/or1ksim/
1606 fix uninitialized reads phoenix 6770d 15h /or1k/tags/stable_0_2_0_rc2/or1ksim/
1605 Execute l.ff1 instruction nogj 6777d 10h /or1k/tags/stable_0_2_0_rc2/or1ksim/
1604 Fix dumphex/dumpverilog to not do unaligned memory access nogj 6777d 10h /or1k/tags/stable_0_2_0_rc2/or1ksim/
1598 Handle ethernet addresses as an address and not as an int nogj 6789d 12h /or1k/tags/stable_0_2_0_rc2/or1ksim/
1597 Fix parsing the destination register nogj 6789d 12h /or1k/tags/stable_0_2_0_rc2/or1ksim/
1596 Fix handling of eof in the sim cli nogj 6789d 12h /or1k/tags/stable_0_2_0_rc2/or1ksim/
1595 Add default immu/dmmu page size nogj 6789d 12h /or1k/tags/stable_0_2_0_rc2/or1ksim/
1594 Fix the case of is_power2(0) nogj 6789d 12h /or1k/tags/stable_0_2_0_rc2/or1ksim/
1593 Don't kill sim on second ctrl+c if the cli prompt has already been shown nogj 6789d 12h /or1k/tags/stable_0_2_0_rc2/or1ksim/
1590 Added l.fl1 lampret 6792d 10h /or1k/tags/stable_0_2_0_rc2/or1ksim/
1589 Make -d channel be equivalent to -d +channel nogj 6795d 21h /or1k/tags/stable_0_2_0_rc2/or1ksim/
1588 Correct INT_MAX->INT32_MAX nogj 6795d 22h /or1k/tags/stable_0_2_0_rc2/or1ksim/
1586 Charles Qi
Fix memory handling on big endian machines		 nogj 6800d 14h /or1k/tags/stable_0_2_0_rc2/or1ksim/
1585 added missing exception, fixes segfault with trap exception phoenix 6806d 06h /or1k/tags/stable_0_2_0_rc2/or1ksim/
1584 usability improvments phoenix 6807d 05h /or1k/tags/stable_0_2_0_rc2/or1ksim/
1580 Stephan Bourduas
* Fix starting instruction logger from > 2^31 - 1 instructions
* Fix `run x' command, where x > 2^31.

nog.		 nogj 6815d 22h /or1k/tags/stable_0_2_0_rc2/or1ksim/
1579 Add missing break; statements nogj 6827d 17h /or1k/tags/stable_0_2_0_rc2/or1ksim/
1578 Put consecutive asm statements into one __asm__() block to prevent gcc from scheduleing other instructions between them. nogj 6827d 17h /or1k/tags/stable_0_2_0_rc2/or1ksim/
1577 gcc4 compile fix nogj 6827d 17h /or1k/tags/stable_0_2_0_rc2/or1ksim/
1576 configure updates phoenix 6828d 06h /or1k/tags/stable_0_2_0_rc2/or1ksim/
1571 Update ChangeLog with cvs2cl.pl -S nogj 6843d 13h /or1k/tags/stable_0_2_0_rc2/or1ksim/
1569 Fix segfault when parsing invalid debug options nogj 6850d 12h /or1k/tags/stable_0_2_0_rc2/or1ksim/
1568 Update config files nogj 6850d 12h /or1k/tags/stable_0_2_0_rc2/or1ksim/
1567 Hush noisy message that was making test think that the ethernet test failed nogj 6850d 12h /or1k/tags/stable_0_2_0_rc2/or1ksim/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.