OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] [or1ksim/] [cpu/] - Rev 913

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
913 Executed log insns counter output in decimal instead of hex. lampret 8015d 17h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
911 Added instruction count to hardware executed log lampret 8015d 17h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
897 improved CUC GUI; pre/unroll bugs fixed markom 8028d 10h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
886 MMU registers reserved fields protected from writing. simons 8035d 10h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
884 code cleaning - a lot of global variables moved to runtime struct markom 8035d 16h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
883 cuc updated, cuc prompt parsing; CSM analysis markom 8036d 10h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
882 Routine for adjusting read and write delay for devices added. simons 8038d 13h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
879 Initial version of OpenRISC Custom Unit Compiler added markom 8041d 10h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
877 ata beta release rherveille 8043d 03h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
876 Beta release of ATA simulation rherveille 8043d 03h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
860 Added delayr and delayw variable initialization (default value 1) ivang 8083d 04h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
848 profiler and mprofiler commands added to interactive mode of or1ksim markom 8096d 16h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
819 Physical address bug fixed. simons 8124d 11h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
815 Elf support added. simons 8125d 05h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
808 Elf support added. simons 8125d 16h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
807 sched files moved to support dir markom 8126d 18h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
805 kbd, fb, vga devices now uses scheduler markom 8126d 19h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
804 memory regions can now overlap with MC -- not according to MC spec markom 8127d 13h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
801 l.muli instruction added markom 8133d 13h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
738 *** empty log message *** ivang 8153d 15h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
728 tick timer works with scheduler markom 8160d 15h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
726 Fixed building problem. ivang 8161d 10h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
722 floating point registers are obsolete; GPRs should be used instead markom 8161d 13h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
720 single floating point support added markom 8161d 17h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
717 some minor improvements markom 8161d 18h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
714 do_stats introduced for faster no-stats execution markom 8163d 14h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
713 lot of small minor improvements: code documented, cleaned; runs at about same speed when not actually logging, but exe_log is enabled; raw_stats now run only with simple execution - enable RAW_USAGE_STATS macro markom 8163d 17h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
712 eval_operand and set_operand functions are being generated markom 8166d 14h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
709 eval_operands is now being generated markom 8166d 19h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
706 insn_decode execution part replaced by generated function decode_execute; use --enable-simple to use runtime decoding markom 8167d 12h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.