OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] [or1ksim/] [cpu/] [common/] - Rev 1547

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1547 Use an array to keep track of the recompiled pages instead of a linked list nogj 6942d 13h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
1539 Speed up the dmmu nogj 6943d 02h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
1538 Speed up the immu nogj 6943d 02h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
1525 Rename ADDR_PAGE to IADDR_PAGE nogj 6947d 21h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
1506 * Remove very slow {set,test}sprbit{,s} functions.
* Remove uses of getsprbits in time critical functions.		 nogj 6947d 21h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
1487 Remove useless *breakpoint argument from the {set,eval}_direct* functions nogj 6986d 01h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
1486 * Seporate out the code used for handling the memory peripheral to peripheral/memory.c
* Mostly decouple the memory controller from the internals of the memory handling.
* Rewrite memory handling to be more linear and thus much faster.
* Issue a bus error on read/write with invalid granularity.		 nogj 6990d 22h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
1484 Use the {set,eval}_direct* functions where they are supposed to be used nogj 6996d 16h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
1483 Remove fixed pagesize limitation from the recompiler nogj 7011d 14h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
1481 Remove the useless cross reference stuff: it was a bad idea to begin with nogj 7011d 14h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
1452 Implement a dynamic recompiler to speed up the execution nogj 7038d 17h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
1446 Cosmetic fixes nogj 7038d 17h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
1436 Rearange some code to make it clearer what it does nogj 7038d 17h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
1434 Fix the prototype of setsim_reg nogj 7038d 17h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
1432 Collect most of the cpu state variables in a structure (cpu_state) nogj 7038d 17h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
1428 Remove useless indirection: check_depend()->depend_operands() nogj 7038d 17h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
1398 Correct incorrect calls to eval_direct8 nogj 7038d 17h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
1386 Rework exception handling nogj 7044d 21h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
1376 aclocal && autoconf && automake phoenix 7072d 21h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
1375 Remove FAST_SIM, it nolonger provides a speed up nogj 7079d 12h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
1362 initialise dev_mem->chip_select in register_memory nogj 7079d 12h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
1359 Pass private data in readfunc/writefunc callbacks nogj 7079d 12h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
1358 Modularise config file parseing. Paving the way for further modularisation. nogj 7079d 12h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
1354 typing fixes phoenix 7087d 18h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
1353 Modularise simulator command parsing nogj 7088d 15h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
1352 Optimise execution history tracking nogj 7088d 15h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7088d 15h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
1346 Remove the global op structure nogj 7101d 19h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
1344 * Avoid doing a store in *every* instruction executed by storeing the instruction function unit in or32_opcodes nogj 7101d 19h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
1324 memory access functions fixes phoenix 7199d 10h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.