OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] [or1ksim/] [cpu/] [common/] - Rev 1778

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5598d 07h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
1611 This commit was manufactured by cvs2svn to create tag 'stable_0_2_0_rc2'. 6798d 16h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
1584 usability improvments phoenix 6836d 06h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
1576 configure updates phoenix 6857d 07h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
1557 Fix most warnings issued by gcc4 nogj 6880d 21h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
1556 Create an 8-bit program load function to be able to load an unaligned section nogj 6880d 21h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
1549 Spelling fixes nogj 6942d 10h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
1547 Use an array to keep track of the recompiled pages instead of a linked list nogj 6942d 10h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
1539 Speed up the dmmu nogj 6942d 23h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
1538 Speed up the immu nogj 6942d 23h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
1525 Rename ADDR_PAGE to IADDR_PAGE nogj 6947d 18h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
1506 * Remove very slow {set,test}sprbit{,s} functions.
* Remove uses of getsprbits in time critical functions.		 nogj 6947d 18h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
1487 Remove useless *breakpoint argument from the {set,eval}_direct* functions nogj 6985d 22h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
1486 * Seporate out the code used for handling the memory peripheral to peripheral/memory.c
* Mostly decouple the memory controller from the internals of the memory handling.
* Rewrite memory handling to be more linear and thus much faster.
* Issue a bus error on read/write with invalid granularity.		 nogj 6990d 18h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
1484 Use the {set,eval}_direct* functions where they are supposed to be used nogj 6996d 13h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
1483 Remove fixed pagesize limitation from the recompiler nogj 7011d 10h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
1481 Remove the useless cross reference stuff: it was a bad idea to begin with nogj 7011d 10h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
1452 Implement a dynamic recompiler to speed up the execution nogj 7038d 13h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
1446 Cosmetic fixes nogj 7038d 13h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
1436 Rearange some code to make it clearer what it does nogj 7038d 13h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
1434 Fix the prototype of setsim_reg nogj 7038d 13h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
1432 Collect most of the cpu state variables in a structure (cpu_state) nogj 7038d 14h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
1428 Remove useless indirection: check_depend()->depend_operands() nogj 7038d 14h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
1398 Correct incorrect calls to eval_direct8 nogj 7038d 14h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
1386 Rework exception handling nogj 7044d 17h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
1376 aclocal && autoconf && automake phoenix 7072d 18h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
1375 Remove FAST_SIM, it nolonger provides a speed up nogj 7079d 08h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
1362 initialise dev_mem->chip_select in register_memory nogj 7079d 09h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
1359 Pass private data in readfunc/writefunc callbacks nogj 7079d 09h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
1358 Modularise config file parseing. Paving the way for further modularisation. nogj 7079d 09h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.