OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] [or1ksim/] [cpu/] [common/] - Rev 424

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
424 memory configuration file joined into .cfg file; *mem.cfg are obsolete; read-only and write-only memory is supported; memory logging is not yet supported; update of testbench - only cache test fails, since it writes to RO memory markom 8270d 19h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
416 IMMU bugs fixed. simons 8273d 05h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
383 modified simmem.cfg structure! ADD markom 8284d 17h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
382 bitmask function bug fixed markom 8284d 19h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
361 set config command added; config struct has been divided into two structs - config and runtime; -f option allows multiple config scripts markom 8290d 21h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
349 Some bugs regarding cache simulation fixed. simons 8295d 09h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
344 added acv test for uart; sim debug now has verbose levels; lot of bugs fixed in uart model markom 8297d 18h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
327 simulate_dc_mmu_load() was calling insn cache/mmu routines instead of data cache/mmu. Fixed. lampret 8300d 04h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
308 testbench now has make check markom 8303d 16h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
306 corrected lots of bugs markom 8303d 19h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
304 included VAPI in execution, but it is still not functioning; some cleanup in toplevel.c markom 8303d 21h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
297 mc +& bug fixed markom 8304d 19h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
296 Sections loaded by physical add. simons 8304d 19h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
295 repaired bug in memcfg parser markom 8304d 20h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
294 improved config parser markom 8304d 20h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
270 some speedups, when debug module is disabled markom 8306d 22h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
269 added labels; corrected false if clause, preventing to fill iqueue markom 8306d 22h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
264 updated cpu config section; added sim config section markom 8309d 15h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
263 configure for cpu; modified command line options markom 8309d 16h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
262 small bug in build_automata fixed; configure for memory markom 8309d 17h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
261 modified memory accesses; added cfg script; added pic test basic entry of vga; some extensions to mc markom 8309d 19h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
251 "Granularity" bugfix erez 8311d 16h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
244 removed some ugly absolete code from parse.c markom 8316d 20h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
242 removed GlobalMode markom 8316d 20h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
239 added enviroment configuration script parser markom 8317d 20h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
235 memory areas now have a "granularity"
also switched dma to GNU coding		 erez 8318d 09h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
232 Now checks getentry() returns valid result erez 8318d 12h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
231 Removed redundant OPERAND_DELIM (conflicted with other file) erez 8318d 12h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8318d 18h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
206 Several modifications to support gdb in a new exception style mode.
This new version works with gdb, and does not require the simulator
to implement a writeable PC.		 chris 8345d 21h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.