OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] [or1ksim/] [debug/] - Rev 1546

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1546 Only tell the user that we don't simulate a stalled cpu when it would actually
get stalled		 nogj 6979d 20h /or1k/tags/stable_0_2_0_rc2/or1ksim/debug/
1537 Remove old spr logging code. Use `-d +spr' to get spr access logged to stderr nogj 6980d 10h /or1k/tags/stable_0_2_0_rc2/or1ksim/debug/
1516 Make non-writeable memory writeable by the debug core nogj 6985d 04h /or1k/tags/stable_0_2_0_rc2/or1ksim/debug/
1515 Use the new debug channel code instead of a compile time macro nogj 6985d 04h /or1k/tags/stable_0_2_0_rc2/or1ksim/debug/
1508 Remove m{f,t}spr calls where we can access the spr directly nogj 6985d 05h /or1k/tags/stable_0_2_0_rc2/or1ksim/debug/
1506 * Remove very slow {set,test}sprbit{,s} functions.
* Remove uses of getsprbits in time critical functions.		 nogj 6985d 05h /or1k/tags/stable_0_2_0_rc2/or1ksim/debug/
1487 Remove useless *breakpoint argument from the {set,eval}_direct* functions nogj 7023d 08h /or1k/tags/stable_0_2_0_rc2/or1ksim/debug/
1471 Rewrite the interactive mode handling to also work in the recompiler nogj 7076d 00h /or1k/tags/stable_0_2_0_rc2/or1ksim/debug/
1457 Fix typo in the debug unit configureation nogj 7076d 00h /or1k/tags/stable_0_2_0_rc2/or1ksim/debug/
1432 Collect most of the cpu state variables in a structure (cpu_state) nogj 7076d 00h /or1k/tags/stable_0_2_0_rc2/or1ksim/debug/
1376 aclocal && autoconf && automake phoenix 7110d 04h /or1k/tags/stable_0_2_0_rc2/or1ksim/debug/
1359 Pass private data in readfunc/writefunc callbacks nogj 7116d 19h /or1k/tags/stable_0_2_0_rc2/or1ksim/debug/
1358 Modularise config file parseing. Paving the way for further modularisation. nogj 7116d 19h /or1k/tags/stable_0_2_0_rc2/or1ksim/debug/
1351 Reindent create_watchpoints useing a more compact indentation style nogj 7125d 22h /or1k/tags/stable_0_2_0_rc2/or1ksim/debug/
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7125d 22h /or1k/tags/stable_0_2_0_rc2/or1ksim/debug/
1347 Remove backup file nogj 7137d 09h /or1k/tags/stable_0_2_0_rc2/or1ksim/debug/
1308 Gyorgy Jeney: extensive cleanup phoenix 7330d 17h /or1k/tags/stable_0_2_0_rc2/or1ksim/debug/
1249 Downgrading back to automake-1.4 lampret 7495d 17h /or1k/tags/stable_0_2_0_rc2/or1ksim/debug/
1244 Added "cm" command to copy data inside memory.
Make or1ksim work on little endian platforms.
Port to Mac OS X.
Some bugfixes.
Allow JTAG write access to read-only memory regions.		 hpanther 7498d 02h /or1k/tags/stable_0_2_0_rc2/or1ksim/debug/
1151 *** empty log message *** phoenix 7795d 00h /or1k/tags/stable_0_2_0_rc2/or1ksim/debug/
1147 remove unneeded include phoenix 7795d 13h /or1k/tags/stable_0_2_0_rc2/or1ksim/debug/
1117 Ignore generated files for CVS purposes sfurman 7838d 17h /or1k/tags/stable_0_2_0_rc2/or1ksim/debug/
997 PRINTF should be used instead of printf; command redirection repaired markom 8027d 07h /or1k/tags/stable_0_2_0_rc2/or1ksim/debug/
970 Testbench is now running on ORP architecture platform. simons 8034d 18h /or1k/tags/stable_0_2_0_rc2/or1ksim/debug/
884 code cleaning - a lot of global variables moved to runtime struct markom 8071d 06h /or1k/tags/stable_0_2_0_rc2/or1ksim/debug/
876 Beta release of ATA simulation rherveille 8078d 17h /or1k/tags/stable_0_2_0_rc2/or1ksim/debug/
693 exception info is outputted only in verbose mode markom 8211d 08h /or1k/tags/stable_0_2_0_rc2/or1ksim/debug/
643 Quick bug fix. ivang 8227d 03h /or1k/tags/stable_0_2_0_rc2/or1ksim/debug/
642 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8227d 03h /or1k/tags/stable_0_2_0_rc2/or1ksim/debug/
600 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8242d 17h /or1k/tags/stable_0_2_0_rc2/or1ksim/debug/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.