OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] [or1ksim/] [peripheral/] - Rev 1778

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5581d 16h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
1611 This commit was manufactured by cvs2svn to create tag 'stable_0_2_0_rc2'. 6782d 01h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
1606 fix uninitialized reads phoenix 6783d 01h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
1598 Handle ethernet addresses as an address and not as an int nogj 6801d 22h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
1586 Charles Qi
Fix memory handling on big endian machines		 nogj 6813d 00h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
1576 configure updates phoenix 6840d 16h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
1567 Hush noisy message that was making test think that the ethernet test failed nogj 6862d 22h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
1564 Fix internal clock handling nogj 6862d 22h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
1563 Fix sending too many interrupts in the uart nogj 6862d 22h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
1557 Fix most warnings issued by gcc4 nogj 6864d 06h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
1556 Create an 8-bit program load function to be able to load an unaligned section nogj 6864d 06h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
1549 Spelling fixes nogj 6925d 19h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
1519 Add a usefull trace to the mc nogj 6931d 03h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
1518 Print a '\n' at the end of the trace nogj 6931d 03h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
1517 Use uint8_t instead of char nogj 6931d 03h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
1505 Make output clearer nogj 6946d 02h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
1504 Use proper types nogj 6946d 02h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
1503 Move loopback handling out of uart_clock16 nogj 6946d 02h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
1502 Move interrupt handling out of uart_clock16 nogj 6946d 02h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
1501 Move RX logic out of uart_clock16 nogj 6946d 02h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
1500 Move vapi command handling out of uart_clock16 nogj 6946d 02h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
1499 Move TX logic out of uart_clock16 nogj 6946d 02h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
1491 Make the dma peripheral use the new debugging functions nogj 6969d 07h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
1490 Make the mc peripheral use the new debugging functions nogj 6969d 07h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
1489 Make the gpio use the new debugging functions nogj 6969d 07h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
1488 Make the ata peripheral use the new debugging functions nogj 6969d 07h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
1487 Remove useless *breakpoint argument from the {set,eval}_direct* functions nogj 6969d 07h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
1486 * Seporate out the code used for handling the memory peripheral to peripheral/memory.c
* Mostly decouple the memory controller from the internals of the memory handling.
* Rewrite memory handling to be more linear and thus much faster.
* Issue a bus error on read/write with invalid granularity.		 nogj 6974d 03h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
1485 Remove nolonger used test peripheral nogj 6974d 03h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
1484 Use the {set,eval}_direct* functions where they are supposed to be used nogj 6979d 22h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.