OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] [or1ksim/] [peripheral/] - Rev 347

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
347 Added CRC32 calculation to Ethernet erez 8276d 02h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
346 Improved Ethernet simulation erez 8276d 03h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
344 added acv test for uart; sim debug now has verbose levels; lot of bugs fixed in uart model markom 8276d 06h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
341 added VAPI for uart; uart 16550 support, some bugs fixed markom 8277d 06h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
336 VAPI works markom 8278d 02h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
332 removed fixed irq numbering from pic.h; tick timer section added markom 8278d 09h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
324 added initial ethernet RX simulation (very simple for now) erez 8279d 19h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
307 ignore reset if ethernet is disabled markom 8282d 05h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
293 added draft VAPI files; added verbose option to sim section markom 8283d 10h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
261 modified memory accesses; added cfg script; added pic test basic entry of vga; some extensions to mc markom 8288d 07h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
257 Added initial Ethernet simulation (only TX as yet) erez 8290d 00h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
256 fixed masked_increase() in dma.c erez 8290d 00h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
253 Made macros slightly more robust erez 8290d 04h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
252 Fixed typo erez 8290d 04h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
241 "make install" now works markom 8296d 08h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
239 added enviroment configuration script parser markom 8296d 08h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
238 Changed function prototypes to quiet compiler warning erez 8296d 20h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
235 memory areas now have a "granularity"
also switched dma to GNU coding		 erez 8296d 21h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
233 Changed my email erez 8297d 00h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8297d 06h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
212 Added DMA erez 8317d 07h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
206 Several modifications to support gdb in a new exception style mode.
This new version works with gdb, and does not require the simulator
to implement a writeable PC.		 chris 8324d 09h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
193 Declared RISCOP.RESET to be volatile so that -O2 optimization would
not optimize away the correct behavior by trying to be too clever.		 chris 8344d 05h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
187 minor change to clear pending exception chris 8345d 11h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
186 major change to UART structure chris 8345d 11h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
185 major change to UART code chris 8345d 11h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
167 - SPR values corrected
- testbenches now work
- lot of optimizations, use --disable-debugmod for optimal performance
- some tick timer bugs fixed		 markom 8374d 03h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
148 Replace single stepping patch that got overwritten chris 8417d 13h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
145 Modifications necessary for functional gdb debugging interface chris 8418d 05h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/
138 - on the fly insn decoding
- removed asm input file support
- removed string from execution
- speedup of loading		 markom 8421d 08h /or1k/tags/stable_0_2_0_rc2/or1ksim/peripheral/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.