OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] [or1ksim/] [testbench/] - Rev 501

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
501 Added .cvsignore files for annoying generated files in testbench erez 8231d 03h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/
500 Added .cvsignore files for annoying generated files erez 8231d 03h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/
499 Made testbench/support/int.c more usable and changed acv_gpio test to use it erez 8231d 03h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/
493 --enable-opt switch added to testbench configure markom 8243d 03h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/
485 gdb.h moved to debug dir; except.ld renamed to default.ld markom 8244d 06h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/
484 Changed to support execution from various addresses. simons 8244d 18h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/
483 Implemented some GPIO tests erez 8244d 19h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/
480 RTL_SIM define added for shorter simulation runtime. simons 8244d 22h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/
479 connection with gdb repaired; temp_except_delay removed; lot of except and debug code cleaned; sys 203 causes stall under gdb; non-sim memory area log bug fixed markom 8244d 23h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/
478 Started adding acv_gpio testbench erez 8244d 23h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/
476 Fixed warnings. ivang 8245d 00h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/
475 l.jalr r9 is not used any more. simons 8245d 01h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/
473 Added test flag templates. ivang 8245d 04h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/
472 Removed MC initialization. Must be done in except_mc.S ivang 8245d 04h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/
471 Removed MC initialization. Must be done in except_mc.S ivang 8245d 04h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/
470 Added test flag templates. ivang 8245d 04h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/
469 Added test flag templates ivang 8245d 05h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/
468 Removed MC initialization. Must be done in except_mc.S ivang 8245d 05h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/
467 Fixed some typos. ivang 8245d 05h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/
466 EEAR is used for determing ITLB miss and IPF page address. simons 8245d 15h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/
465 New tests added. simons 8245d 15h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/
462 Exception test. simons 8246d 14h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/
461 DTLBMISS and DPF exceptions are fixed in simulator. simons 8246d 14h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/
460 excpt test removed except test added. simons 8246d 14h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/
459 This is replaced by except test. simons 8246d 14h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/
457 Page size set to 8192. simons 8249d 18h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/
455 For mc tests ivang 8249d 23h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/
454 MC Tests. ivang 8249d 23h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/
453 Also performs mc initialization. ivang 8249d 23h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/
452 Added mc tests. ivang 8250d 00h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.