OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc3/] - Rev 28

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
28 Adding COFF loader. lampret 8814d 08h /or1k/tags/stable_0_2_0_rc3/
27 Updated. lampret 8829d 12h /or1k/tags/stable_0_2_0_rc3/
26 Clean up. lampret 8830d 05h /or1k/tags/stable_0_2_0_rc3/
25 Bug fix in handling labels when loading code into simulator memory. lampret 8830d 05h /or1k/tags/stable_0_2_0_rc3/
24 Static branch prediction added. lampret 8830d 05h /or1k/tags/stable_0_2_0_rc3/
23 Common OR1K backend for OR32 and OR16. lampret 8830d 05h /or1k/tags/stable_0_2_0_rc3/
22 More modifications related to or16. lampret 8832d 11h /or1k/tags/stable_0_2_0_rc3/
21 More modifications related to or16. cmchen 8832d 11h /or1k/tags/stable_0_2_0_rc3/
20 or1k renamed to or32. lampret 8833d 00h /or1k/tags/stable_0_2_0_rc3/
19 Added or16, or1k renamed to or32. lampret 8833d 01h /or1k/tags/stable_0_2_0_rc3/
18 or16 added, or1k renamed to or32. lampret 8833d 01h /or1k/tags/stable_0_2_0_rc3/
17 Re-generated. jrydberg 8855d 21h /or1k/tags/stable_0_2_0_rc3/
16 Add support for systems without readline. To use GNU readline library,
use the `--enable-readline' option to the configure script.
jrydberg 8855d 21h /or1k/tags/stable_0_2_0_rc3/
15 Initial revision. jrydberg 8892d 12h /or1k/tags/stable_0_2_0_rc3/
14 First import. lampret 8892d 14h /or1k/tags/stable_0_2_0_rc3/
13 Rebuild of the generated files. jrydberg 8893d 17h /or1k/tags/stable_0_2_0_rc3/
12 Added information to the section about how to configure and compile
the package.
jrydberg 8893d 17h /or1k/tags/stable_0_2_0_rc3/
11 Rebuild from configure.in. jrydberg 8893d 17h /or1k/tags/stable_0_2_0_rc3/
10 Support for both architectures. Specify architecture with the
--target option.
jrydberg 8893d 17h /or1k/tags/stable_0_2_0_rc3/
9 Added support for OpenRISC 100 and DLX. jrydberg 8893d 17h /or1k/tags/stable_0_2_0_rc3/
8 Initial revision. jrydberg 8893d 17h /or1k/tags/stable_0_2_0_rc3/
7 Major update of the enviorment. Now uses autoconf and automake. The
simulator uses readline aswell to get input from the user. A number of
new files added, some modified. The libc directory is now called support.
jrydberg 8893d 17h /or1k/tags/stable_0_2_0_rc3/
6 Just a regular update with exception of cache simulation. MMU simulation still under development. lampret 8894d 11h /or1k/tags/stable_0_2_0_rc3/
5 Data and instruction cache simulation added. lampret 8894d 11h /or1k/tags/stable_0_2_0_rc3/
4 no message lampret 8944d 15h /or1k/tags/stable_0_2_0_rc3/
3 This commit was generated by cvs2svn to compensate for changes in r2, which
included commits to RCS files with non-trunk default branches.
cvs 9020d 05h /or1k/tags/stable_0_2_0_rc3/
1 Standard project directories initialized by cvs2svn. 9020d 05h /or1k/tags/stable_0_2_0_rc3/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.