OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc3/] - Rev 358

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
358 Fixed virtual silicon single-port rams instantiation. lampret 8271d 14h /or1k/tags/stable_0_2_0_rc3/
357 Fixed dbg_is_o assignment width. lampret 8271d 14h /or1k/tags/stable_0_2_0_rc3/
356 Break point bug fixed simons 8271d 17h /or1k/tags/stable_0_2_0_rc3/
355 uart VAPI model improved; changes to MC and eth. markom 8272d 00h /or1k/tags/stable_0_2_0_rc3/
354 Fixed width of du_except. lampret 8272d 11h /or1k/tags/stable_0_2_0_rc3/
353 Cashes disabled. simons 8272d 21h /or1k/tags/stable_0_2_0_rc3/
352 OR1200_REGISTERED_OUTPUTS can now be enabled. lampret 8274d 00h /or1k/tags/stable_0_2_0_rc3/
351 Fixed some l.trap typos. lampret 8274d 02h /or1k/tags/stable_0_2_0_rc3/
350 For GDB changed single stepping and disabled trap exception. lampret 8274d 03h /or1k/tags/stable_0_2_0_rc3/
349 Some bugs regarding cache simulation fixed. simons 8275d 16h /or1k/tags/stable_0_2_0_rc3/
348 Added instructions on how to build configure. ivang 8277d 00h /or1k/tags/stable_0_2_0_rc3/
347 Added CRC32 calculation to Ethernet erez 8277d 21h /or1k/tags/stable_0_2_0_rc3/
346 Improved Ethernet simulation erez 8277d 22h /or1k/tags/stable_0_2_0_rc3/
345 Added check for net/ethernet.h (needed by ethernet simulator) erez 8277d 22h /or1k/tags/stable_0_2_0_rc3/
344 added acv test for uart; sim debug now has verbose levels; lot of bugs fixed in uart model markom 8278d 00h /or1k/tags/stable_0_2_0_rc3/
343 Small touches to test programs erez 8278d 03h /or1k/tags/stable_0_2_0_rc3/
342 added exception vectors to support and modified section names markom 8278d 23h /or1k/tags/stable_0_2_0_rc3/
341 added VAPI for uart; uart 16550 support, some bugs fixed markom 8279d 01h /or1k/tags/stable_0_2_0_rc3/
340 Added hpint vector lampret 8279d 02h /or1k/tags/stable_0_2_0_rc3/
339 Added setpc test lampret 8279d 02h /or1k/tags/stable_0_2_0_rc3/
338 Added 'setpc'. Renamed some signals (except_flushpipe into flushpipe etc) lampret 8279d 02h /or1k/tags/stable_0_2_0_rc3/
337 Fixed tick timer interrupt reporting by using TTCR[IP] bit. lampret 8279d 02h /or1k/tags/stable_0_2_0_rc3/
336 VAPI works markom 8279d 21h /or1k/tags/stable_0_2_0_rc3/
335 some small bugs fixed markom 8279d 22h /or1k/tags/stable_0_2_0_rc3/
334 removed vapi client file markom 8280d 01h /or1k/tags/stable_0_2_0_rc3/
333 small bug fixed markom 8280d 04h /or1k/tags/stable_0_2_0_rc3/
332 removed fixed irq numbering from pic.h; tick timer section added markom 8280d 04h /or1k/tags/stable_0_2_0_rc3/
331 dependecy is required by history analisis markom 8280d 05h /or1k/tags/stable_0_2_0_rc3/
330 Cache test lampret 8280d 08h /or1k/tags/stable_0_2_0_rc3/
329 Now using macros from spr_defs.h lampret 8280d 08h /or1k/tags/stable_0_2_0_rc3/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.