OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc3/] - Rev 376

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
376 int.c and int.h are general enough and should be useful for other tests beside uos markom 8293d 18h /or1k/tags/stable_0_2_0_rc3/
375 Support for breakpoints changed. simons 8294d 04h /or1k/tags/stable_0_2_0_rc3/
374 *** empty log message *** simons 8294d 10h /or1k/tags/stable_0_2_0_rc3/
373 update after links markom 8294d 14h /or1k/tags/stable_0_2_0_rc3/
372 steps toward joining or32.c and opcode/or32.h of or1ksim and gdb; added opcodes/or32.c; more detailed gdb l.trap handling markom 8294d 16h /or1k/tags/stable_0_2_0_rc3/
371 steps toward joining or32.c and opcode/or32.h of or1ksim and gdb; decode.c moved to or32.c markom 8294d 16h /or1k/tags/stable_0_2_0_rc3/
370 Program counter divided to PPC and NPC. simons 8297d 05h /or1k/tags/stable_0_2_0_rc3/
369 Configuration command description added. simons 8297d 18h /or1k/tags/stable_0_2_0_rc3/
368 Typos. lampret 8297d 18h /or1k/tags/stable_0_2_0_rc3/
367 Changed DSR/DRR behavior and exception detection. lampret 8297d 18h /or1k/tags/stable_0_2_0_rc3/
366 *** empty log message *** simons 8298d 07h /or1k/tags/stable_0_2_0_rc3/
365 Added wb_cyc_o assignment after it was removed by accident. lampret 8298d 13h /or1k/tags/stable_0_2_0_rc3/
364 info spr bug fixed markom 8299d 12h /or1k/tags/stable_0_2_0_rc3/
363 program can be stepped and continued before running it, supporting low level debugging markom 8299d 12h /or1k/tags/stable_0_2_0_rc3/
362 some changes based on current modifications to or1k; cleaner register naming; ctrl-c causes stepi; write&read pc work on next instruction markom 8299d 18h /or1k/tags/stable_0_2_0_rc3/
361 set config command added; config struct has been divided into two structs - config and runtime; -f option allows multiple config scripts markom 8299d 18h /or1k/tags/stable_0_2_0_rc3/
360 Added OR1200_REGISTERED_INPUTS. lampret 8300d 05h /or1k/tags/stable_0_2_0_rc3/
359 Added optional sampling of inputs. lampret 8300d 05h /or1k/tags/stable_0_2_0_rc3/
358 Fixed virtual silicon single-port rams instantiation. lampret 8300d 05h /or1k/tags/stable_0_2_0_rc3/
357 Fixed dbg_is_o assignment width. lampret 8300d 05h /or1k/tags/stable_0_2_0_rc3/
356 Break point bug fixed simons 8300d 08h /or1k/tags/stable_0_2_0_rc3/
355 uart VAPI model improved; changes to MC and eth. markom 8300d 15h /or1k/tags/stable_0_2_0_rc3/
354 Fixed width of du_except. lampret 8301d 01h /or1k/tags/stable_0_2_0_rc3/
353 Cashes disabled. simons 8301d 12h /or1k/tags/stable_0_2_0_rc3/
352 OR1200_REGISTERED_OUTPUTS can now be enabled. lampret 8302d 15h /or1k/tags/stable_0_2_0_rc3/
351 Fixed some l.trap typos. lampret 8302d 16h /or1k/tags/stable_0_2_0_rc3/
350 For GDB changed single stepping and disabled trap exception. lampret 8302d 18h /or1k/tags/stable_0_2_0_rc3/
349 Some bugs regarding cache simulation fixed. simons 8304d 06h /or1k/tags/stable_0_2_0_rc3/
348 Added instructions on how to build configure. ivang 8305d 14h /or1k/tags/stable_0_2_0_rc3/
347 Added CRC32 calculation to Ethernet erez 8306d 11h /or1k/tags/stable_0_2_0_rc3/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.