OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc3/] - Rev 940

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
940 profiling and cuc can be made in one run markom 8014d 01h /or1k/tags/stable_0_2_0_rc3/
939 caller saved register r11 fixed markom 8014d 06h /or1k/tags/stable_0_2_0_rc3/
938 conditional facts does not work for assignments outside BB markom 8014d 07h /or1k/tags/stable_0_2_0_rc3/
937 added file; cleanup markom 8014d 08h /or1k/tags/stable_0_2_0_rc3/
936 simple conditional facts generation tested markom 8015d 03h /or1k/tags/stable_0_2_0_rc3/
935 Defined sections, fixed boot sequence. ivang 8015d 15h /or1k/tags/stable_0_2_0_rc3/
934 conditional facts generation markom 8016d 01h /or1k/tags/stable_0_2_0_rc3/
933 adding fact generation from conditionals; still under development markom 8016d 04h /or1k/tags/stable_0_2_0_rc3/
932 adv. dead code elimination; few optimizations markom 8016d 05h /or1k/tags/stable_0_2_0_rc3/
931 more CMOV optimizations; some bugs fixed; more complex optimization structure markom 8016d 23h /or1k/tags/stable_0_2_0_rc3/
930 more CMOV optimizations; cse tested markom 8017d 01h /or1k/tags/stable_0_2_0_rc3/
929 add - sfxx optimization markom 8020d 03h /or1k/tags/stable_0_2_0_rc3/
928 sfor instruction replaced by conditional cmov markom 8020d 04h /or1k/tags/stable_0_2_0_rc3/
927 problems with LRBB removal solved markom 8020d 04h /or1k/tags/stable_0_2_0_rc3/
926 regs and loads do not use rst - can yield less logic markom 8020d 22h /or1k/tags/stable_0_2_0_rc3/
925 new BB joining type; BBID_END added; virtex.tim sample cuc timings markom 8020d 22h /or1k/tags/stable_0_2_0_rc3/
924 bb joining, basic block triggers bugs fixed; more verilog generation of arbiter markom 8021d 05h /or1k/tags/stable_0_2_0_rc3/
923 basic dos/fat service release rherveille 8021d 21h /or1k/tags/stable_0_2_0_rc3/
922 basic dos service rherveille 8021d 21h /or1k/tags/stable_0_2_0_rc3/
921 atabug stable release rherveille 8021d 21h /or1k/tags/stable_0_2_0_rc3/
920 *** empty log message *** rherveille 8021d 21h /or1k/tags/stable_0_2_0_rc3/
919 stable release rherveille 8021d 21h /or1k/tags/stable_0_2_0_rc3/
918 sa command bug fixed markom 8022d 04h /or1k/tags/stable_0_2_0_rc3/
917 optimize cmovs bug fixed markom 8022d 04h /or1k/tags/stable_0_2_0_rc3/
916 MAC now follows software convention (signed multiply instead of unsigned). lampret 8022d 14h /or1k/tags/stable_0_2_0_rc3/
915 cuc main verilog file generation markom 8023d 01h /or1k/tags/stable_0_2_0_rc3/
914 SR[FO] is always set to 1. lampret 8023d 06h /or1k/tags/stable_0_2_0_rc3/
913 Executed log insns counter output in decimal instead of hex. lampret 8023d 06h /or1k/tags/stable_0_2_0_rc3/
912 Reset SR (and ESR) have TEE set to zero (no tick timer). lampret 8023d 06h /or1k/tags/stable_0_2_0_rc3/
911 Added instruction count to hardware executed log lampret 8023d 07h /or1k/tags/stable_0_2_0_rc3/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.