OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc3/] - Rev 997

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
997 PRINTF should be used instead of printf; command redirection repaired markom 8092d 21h /or1k/tags/stable_0_2_0_rc3/
996 some minor bugs fixed markom 8093d 20h /or1k/tags/stable_0_2_0_rc3/
994 Store buffer has been tested and it works. BY default it is still disabled until uClinux confirms correct operation on FPGA board. lampret 8094d 04h /or1k/tags/stable_0_2_0_rc3/
993 Fixed IMMU bug. lampret 8094d 04h /or1k/tags/stable_0_2_0_rc3/
992 A bug when cache enabled and bus error comes fixed. simons 8094d 13h /or1k/tags/stable_0_2_0_rc3/
991 Different memory controller. simons 8094d 13h /or1k/tags/stable_0_2_0_rc3/
990 Test is now complete. simons 8094d 13h /or1k/tags/stable_0_2_0_rc3/
989 c++ is making problems so, for now, it is excluded. simons 8095d 21h /or1k/tags/stable_0_2_0_rc3/
988 ORP architecture supported. simons 8096d 12h /or1k/tags/stable_0_2_0_rc3/
987 ORP architecture supported. simons 8096d 20h /or1k/tags/stable_0_2_0_rc3/
986 outputs out of function are not registered anymore markom 8096d 20h /or1k/tags/stable_0_2_0_rc3/
985 DTLB translation doesn't work on or1ksim when IC/DC enabled. lampret 8097d 08h /or1k/tags/stable_0_2_0_rc3/
984 Disable SB until it is tested lampret 8097d 08h /or1k/tags/stable_0_2_0_rc3/
983 First checkin lampret 8097d 10h /or1k/tags/stable_0_2_0_rc3/
982 Moved to sim/bin lampret 8097d 10h /or1k/tags/stable_0_2_0_rc3/
981 First checkin. lampret 8097d 10h /or1k/tags/stable_0_2_0_rc3/
980 Removed sim.tcl that shouldn't be here. lampret 8097d 10h /or1k/tags/stable_0_2_0_rc3/
979 Removed old test case binaries. lampret 8097d 10h /or1k/tags/stable_0_2_0_rc3/
978 Added variable delay for SRAM. lampret 8097d 10h /or1k/tags/stable_0_2_0_rc3/
977 Added store buffer. lampret 8097d 10h /or1k/tags/stable_0_2_0_rc3/
976 Added store buffer lampret 8097d 10h /or1k/tags/stable_0_2_0_rc3/
975 First checkin lampret 8097d 10h /or1k/tags/stable_0_2_0_rc3/
974 Enabled what works on or1ksim and disabled other tests. lampret 8097d 12h /or1k/tags/stable_0_2_0_rc3/
973 generated cuc top scheduler builds without syntax errors; not tested yet markom 8099d 16h /or1k/tags/stable_0_2_0_rc3/
972 Interrupt suorces fixed. simons 8099d 17h /or1k/tags/stable_0_2_0_rc3/
971 Now even keyboard test passes. simons 8099d 20h /or1k/tags/stable_0_2_0_rc3/
970 Testbench is now running on ORP architecture platform. simons 8100d 08h /or1k/tags/stable_0_2_0_rc3/
969 Checking in except directory. lampret 8101d 00h /or1k/tags/stable_0_2_0_rc3/
968 Checking in utils directory. lampret 8101d 00h /or1k/tags/stable_0_2_0_rc3/
967 Checking in mul directory. lampret 8101d 00h /or1k/tags/stable_0_2_0_rc3/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.