OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc3/] [gen_or1k_isa/] [sources/] [opcode/] - Rev 1778

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5588d 16h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/
1648 This commit was manufactured by cvs2svn to create tag 'stable_0_2_0_rc3'. 6735d 19h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/
1646 This commit was manufactured by cvs2svn to create branch 'stable_0_2_x'. 6735d 19h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/
1605 Execute l.ff1 instruction nogj 6796d 20h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/
1597 Fix parsing the destination register nogj 6808d 22h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/
1590 Added l.fl1 lampret 6811d 20h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/
1557 Fix most warnings issued by gcc4 nogj 6871d 06h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/
1554 fixed l.maci encoding phoenix 6888d 16h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/
1475 l.rfe does not have a delay slot. Don't mark it as such. nogj 7001d 19h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/
1452 Implement a dynamic recompiler to speed up the execution nogj 7028d 22h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/
1440 Reclasify l.trap and l.sys to be an exception instruction nogj 7028d 23h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/
1384 Fix the parameters to the l.ff1/l.maci instructions nogj 7044d 02h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7078d 21h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/
1346 Remove the global op structure nogj 7092d 00h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/
1342 * Fix generate.c to produce a execgen.c with less warnings.
* Fix the --enable-simple configure option.		 nogj 7092d 01h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/
1341 Mark wich operand is the destination operand in the architechture definition nogj 7092d 01h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/
1338 l.ff1 instruction added andreje 7107d 23h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/
1309 removed includes phoenix 7280d 18h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/
1308 Gyorgy Jeney: extensive cleanup phoenix 7283d 15h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/
1295 Updated instruction set descriptions. Changed FP instructions encoding. lampret 7305d 16h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/
1286 Changed desciption of the l.cust5 insns lampret 7354d 19h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/
1285 Changed desciption of the l.cust5 insns lampret 7354d 19h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/
1169 Added support for l.addc instruction. csanchez 7667d 19h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/
1114 Added cvs log keywords lampret 7822d 11h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/
1034 Fixed encoding for l.div/l.divu. lampret 7964d 12h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/
879 Initial version of OpenRISC Custom Unit Compiler added markom 8029d 22h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/
801 l.muli instruction added markom 8122d 01h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/
722 floating point registers are obsolete; GPRs should be used instead markom 8150d 01h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/
720 single floating point support added markom 8150d 05h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/
717 some minor improvements markom 8150d 07h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.