OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc3/] [insight/] [opcodes/] - Rev 1765

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5586d 18h /or1k/tags/stable_0_2_0_rc3/insight/opcodes/
1648 This commit was manufactured by cvs2svn to create tag 'stable_0_2_0_rc3'. 6733d 21h /or1k/tags/stable_0_2_0_rc3/insight/opcodes/
1646 This commit was manufactured by cvs2svn to create branch 'stable_0_2_x'. 6733d 21h /or1k/tags/stable_0_2_0_rc3/insight/opcodes/
1605 Execute l.ff1 instruction nogj 6794d 22h /or1k/tags/stable_0_2_0_rc3/insight/opcodes/
1597 Fix parsing the destination register nogj 6807d 00h /or1k/tags/stable_0_2_0_rc3/insight/opcodes/
1590 Added l.fl1 lampret 6809d 22h /or1k/tags/stable_0_2_0_rc3/insight/opcodes/
1557 Fix most warnings issued by gcc4 nogj 6869d 08h /or1k/tags/stable_0_2_0_rc3/insight/opcodes/
1554 fixed l.maci encoding phoenix 6886d 18h /or1k/tags/stable_0_2_0_rc3/insight/opcodes/
1475 l.rfe does not have a delay slot. Don't mark it as such. nogj 6999d 21h /or1k/tags/stable_0_2_0_rc3/insight/opcodes/
1452 Implement a dynamic recompiler to speed up the execution nogj 7027d 01h /or1k/tags/stable_0_2_0_rc3/insight/opcodes/
1440 Reclasify l.trap and l.sys to be an exception instruction nogj 7027d 01h /or1k/tags/stable_0_2_0_rc3/insight/opcodes/
1384 Fix the parameters to the l.ff1/l.maci instructions nogj 7042d 04h /or1k/tags/stable_0_2_0_rc3/insight/opcodes/
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7076d 23h /or1k/tags/stable_0_2_0_rc3/insight/opcodes/
1346 Remove the global op structure nogj 7090d 02h /or1k/tags/stable_0_2_0_rc3/insight/opcodes/
1342 * Fix generate.c to produce a execgen.c with less warnings.
* Fix the --enable-simple configure option.		 nogj 7090d 03h /or1k/tags/stable_0_2_0_rc3/insight/opcodes/
1341 Mark wich operand is the destination operand in the architechture definition nogj 7090d 03h /or1k/tags/stable_0_2_0_rc3/insight/opcodes/
1338 l.ff1 instruction added andreje 7106d 01h /or1k/tags/stable_0_2_0_rc3/insight/opcodes/
1309 removed includes phoenix 7278d 20h /or1k/tags/stable_0_2_0_rc3/insight/opcodes/
1308 Gyorgy Jeney: extensive cleanup phoenix 7281d 18h /or1k/tags/stable_0_2_0_rc3/insight/opcodes/
1295 Updated instruction set descriptions. Changed FP instructions encoding. lampret 7303d 18h /or1k/tags/stable_0_2_0_rc3/insight/opcodes/
1286 Changed desciption of the l.cust5 insns lampret 7352d 21h /or1k/tags/stable_0_2_0_rc3/insight/opcodes/
1285 Changed desciption of the l.cust5 insns lampret 7352d 21h /or1k/tags/stable_0_2_0_rc3/insight/opcodes/
1169 Added support for l.addc instruction. csanchez 7665d 21h /or1k/tags/stable_0_2_0_rc3/insight/opcodes/
1114 Added cvs log keywords lampret 7820d 13h /or1k/tags/stable_0_2_0_rc3/insight/opcodes/
1034 Fixed encoding for l.div/l.divu. lampret 7962d 14h /or1k/tags/stable_0_2_0_rc3/insight/opcodes/
879 Initial version of OpenRISC Custom Unit Compiler added markom 8028d 00h /or1k/tags/stable_0_2_0_rc3/insight/opcodes/
801 l.muli instruction added markom 8120d 04h /or1k/tags/stable_0_2_0_rc3/insight/opcodes/
722 floating point registers are obsolete; GPRs should be used instead markom 8148d 03h /or1k/tags/stable_0_2_0_rc3/insight/opcodes/
720 single floating point support added markom 8148d 07h /or1k/tags/stable_0_2_0_rc3/insight/opcodes/
717 some minor improvements markom 8148d 09h /or1k/tags/stable_0_2_0_rc3/insight/opcodes/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.