OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc3/] [or1ksim/] - Rev 939

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
939 caller saved register r11 fixed markom 8009d 19h /or1k/tags/stable_0_2_0_rc3/or1ksim/
938 conditional facts does not work for assignments outside BB markom 8009d 19h /or1k/tags/stable_0_2_0_rc3/or1ksim/
937 added file; cleanup markom 8009d 20h /or1k/tags/stable_0_2_0_rc3/or1ksim/
936 simple conditional facts generation tested markom 8010d 15h /or1k/tags/stable_0_2_0_rc3/or1ksim/
934 conditional facts generation markom 8011d 14h /or1k/tags/stable_0_2_0_rc3/or1ksim/
933 adding fact generation from conditionals; still under development markom 8011d 17h /or1k/tags/stable_0_2_0_rc3/or1ksim/
932 adv. dead code elimination; few optimizations markom 8011d 18h /or1k/tags/stable_0_2_0_rc3/or1ksim/
931 more CMOV optimizations; some bugs fixed; more complex optimization structure markom 8012d 12h /or1k/tags/stable_0_2_0_rc3/or1ksim/
930 more CMOV optimizations; cse tested markom 8012d 13h /or1k/tags/stable_0_2_0_rc3/or1ksim/
929 add - sfxx optimization markom 8015d 16h /or1k/tags/stable_0_2_0_rc3/or1ksim/
928 sfor instruction replaced by conditional cmov markom 8015d 16h /or1k/tags/stable_0_2_0_rc3/or1ksim/
927 problems with LRBB removal solved markom 8015d 17h /or1k/tags/stable_0_2_0_rc3/or1ksim/
926 regs and loads do not use rst - can yield less logic markom 8016d 11h /or1k/tags/stable_0_2_0_rc3/or1ksim/
925 new BB joining type; BBID_END added; virtex.tim sample cuc timings markom 8016d 11h /or1k/tags/stable_0_2_0_rc3/or1ksim/
924 bb joining, basic block triggers bugs fixed; more verilog generation of arbiter markom 8016d 18h /or1k/tags/stable_0_2_0_rc3/or1ksim/
919 stable release rherveille 8017d 10h /or1k/tags/stable_0_2_0_rc3/or1ksim/
918 sa command bug fixed markom 8017d 16h /or1k/tags/stable_0_2_0_rc3/or1ksim/
917 optimize cmovs bug fixed markom 8017d 16h /or1k/tags/stable_0_2_0_rc3/or1ksim/
915 cuc main verilog file generation markom 8018d 13h /or1k/tags/stable_0_2_0_rc3/or1ksim/
914 SR[FO] is always set to 1. lampret 8018d 18h /or1k/tags/stable_0_2_0_rc3/or1ksim/
913 Executed log insns counter output in decimal instead of hex. lampret 8018d 19h /or1k/tags/stable_0_2_0_rc3/or1ksim/
912 Reset SR (and ESR) have TEE set to zero (no tick timer). lampret 8018d 19h /or1k/tags/stable_0_2_0_rc3/or1ksim/
911 Added instruction count to hardware executed log lampret 8018d 19h /or1k/tags/stable_0_2_0_rc3/or1ksim/
910 No arith and overflow flags by default. lampret 8018d 19h /or1k/tags/stable_0_2_0_rc3/or1ksim/
909 Bug fix. lampret 8020d 06h /or1k/tags/stable_0_2_0_rc3/or1ksim/
908 busy signal added markom 8024d 14h /or1k/tags/stable_0_2_0_rc3/or1ksim/
907 function calling generation; not tested yet markom 8024d 14h /or1k/tags/stable_0_2_0_rc3/or1ksim/
906 function dependency analysis added markom 8024d 17h /or1k/tags/stable_0_2_0_rc3/or1ksim/
905 type 2 bb joining; few small bugs fixed; cmov edge condition added markom 8025d 13h /or1k/tags/stable_0_2_0_rc3/or1ksim/
904 duplicated memory loads (same location) can be removed markom 8025d 18h /or1k/tags/stable_0_2_0_rc3/or1ksim/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.