OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc3/] [or1ksim/] [cpu/] - Rev 1550

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1550 * prototype() -> prototype(void) where appropriate.
* Use `static' where it can be used.		 nogj 7001d 09h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1549 Spelling fixes nogj 7001d 09h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1547 Use an array to keep track of the recompiled pages instead of a linked list nogj 7001d 09h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1544 Print the exit code in decimal, like with the complex execution nogj 7001d 09h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1543 Try to find a symbolic name of the location where we crashed nogj 7001d 09h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1542 Print stackdump to stderr instead of stdout nogj 7001d 09h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1540 * Breakup the tick_job function into smaller ones.
* Fix lots of conner cases.
* Add tests for the tick timer.		 nogj 7001d 09h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1539 Speed up the dmmu nogj 7001d 22h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1538 Speed up the immu nogj 7001d 22h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1537 Remove old spr logging code. Use `-d +spr' to get spr access logged to stderr nogj 7001d 22h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1532 Add pretty spr dumping code nogj 7005d 08h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1531 Remove non-trigerable out-of-range checks nogj 7005d 08h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1529 * The effective address as written to the I/DCBPR registers needs to be translated by the respective mmu.
* Don't treat any values as special in the handling of DCPBR, DCBFR, DCBIR, ICBPR and ICBIR.		 nogj 7006d 11h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1527 Fix the execution log when an mtspr instruction causes an itlb miss nogj 7006d 17h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1526 Fix a very outdated comment nogj 7006d 17h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1525 Rename ADDR_PAGE to IADDR_PAGE nogj 7006d 17h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1524 Check OR32_IF_DELAY instead of it_jump || it_branch nogj 7006d 17h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1514 Fix compileation with --enable-execution=simple nogj 7006d 17h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1513 Remove the flag global nogj 7006d 17h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1512 Fix compileing on windows (Reported my Kuoping Hsu and Girish Venkatar) nogj 7006d 17h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1511 Fix typo nogj 7006d 17h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1510 Create a seporate debug channel to dump exceptions to nogj 7006d 17h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1509 Remove 08 prefix from PRIdREG nogj 7006d 17h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1508 Remove m{f,t}spr calls where we can access the spr directly nogj 7006d 17h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1506 * Remove very slow {set,test}sprbit{,s} functions.
* Remove uses of getsprbits in time critical functions.		 nogj 7006d 17h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1487 Remove useless *breakpoint argument from the {set,eval}_direct* functions nogj 7044d 21h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1486 * Seporate out the code used for handling the memory peripheral to peripheral/memory.c
* Mostly decouple the memory controller from the internals of the memory handling.
* Rewrite memory handling to be more linear and thus much faster.
* Issue a bus error on read/write with invalid granularity.		 nogj 7049d 17h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1484 Use the {set,eval}_direct* functions where they are supposed to be used nogj 7055d 11h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1483 Remove fixed pagesize limitation from the recompiler nogj 7070d 09h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1482 Fix instruction counter nogj 7070d 09h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.