OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc3/] [or1ksim/] [cpu/] - Rev 1585

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1585 added missing exception, fixes segfault with trap exception phoenix 6834d 10h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1584 usability improvments phoenix 6835d 09h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1579 Add missing break; statements nogj 6855d 21h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1577 gcc4 compile fix nogj 6855d 21h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1576 configure updates phoenix 6856d 09h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1557 Fix most warnings issued by gcc4 nogj 6879d 23h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1556 Create an 8-bit program load function to be able to load an unaligned section nogj 6879d 23h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1555 * Moved log2_int() from cuc/cuc.c as it is usefull for other things aswell.
* Changed code to use log2_int() instead of log2(), which is also a builtin
library function (fixes compile on gcc4).
* Moved is_power2() from sim-config.c to misc.c.		 nogj 6879d 23h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1554 fixed l.maci encoding phoenix 6897d 10h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1551 Remove the pcprev global nogj 6941d 12h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1550 * prototype() -> prototype(void) where appropriate.
* Use `static' where it can be used.		 nogj 6941d 12h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1549 Spelling fixes nogj 6941d 12h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1547 Use an array to keep track of the recompiled pages instead of a linked list nogj 6941d 12h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1544 Print the exit code in decimal, like with the complex execution nogj 6941d 12h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1543 Try to find a symbolic name of the location where we crashed nogj 6941d 12h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1542 Print stackdump to stderr instead of stdout nogj 6941d 12h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1540 * Breakup the tick_job function into smaller ones.
* Fix lots of conner cases.
* Add tests for the tick timer.		 nogj 6941d 12h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1539 Speed up the dmmu nogj 6942d 01h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1538 Speed up the immu nogj 6942d 01h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1537 Remove old spr logging code. Use `-d +spr' to get spr access logged to stderr nogj 6942d 01h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1532 Add pretty spr dumping code nogj 6945d 12h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1531 Remove non-trigerable out-of-range checks nogj 6945d 12h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1529 * The effective address as written to the I/DCBPR registers needs to be translated by the respective mmu.
* Don't treat any values as special in the handling of DCPBR, DCBFR, DCBIR, ICBPR and ICBIR.		 nogj 6946d 14h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1527 Fix the execution log when an mtspr instruction causes an itlb miss nogj 6946d 20h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1526 Fix a very outdated comment nogj 6946d 20h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1525 Rename ADDR_PAGE to IADDR_PAGE nogj 6946d 20h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1524 Check OR32_IF_DELAY instead of it_jump || it_branch nogj 6946d 20h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1514 Fix compileation with --enable-execution=simple nogj 6946d 20h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1513 Remove the flag global nogj 6946d 20h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1512 Fix compileing on windows (Reported my Kuoping Hsu and Girish Venkatar) nogj 6946d 20h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.