OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc3/] [or1ksim/] [debug/] - Rev 1648

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1648 This commit was manufactured by cvs2svn to create tag 'stable_0_2_0_rc3'. 6753d 10h /or1k/tags/stable_0_2_0_rc3/or1ksim/debug/
1646 This commit was manufactured by cvs2svn to create branch 'stable_0_2_x'. 6753d 10h /or1k/tags/stable_0_2_0_rc3/or1ksim/debug/
1576 configure updates phoenix 6865d 07h /or1k/tags/stable_0_2_0_rc3/or1ksim/debug/
1557 Fix most warnings issued by gcc4 nogj 6888d 21h /or1k/tags/stable_0_2_0_rc3/or1ksim/debug/
1550 * prototype() -> prototype(void) where appropriate.
* Use `static' where it can be used.		 nogj 6950d 10h /or1k/tags/stable_0_2_0_rc3/or1ksim/debug/
1546 Only tell the user that we don't simulate a stalled cpu when it would actually
get stalled		 nogj 6950d 10h /or1k/tags/stable_0_2_0_rc3/or1ksim/debug/
1537 Remove old spr logging code. Use `-d +spr' to get spr access logged to stderr nogj 6950d 23h /or1k/tags/stable_0_2_0_rc3/or1ksim/debug/
1516 Make non-writeable memory writeable by the debug core nogj 6955d 18h /or1k/tags/stable_0_2_0_rc3/or1ksim/debug/
1515 Use the new debug channel code instead of a compile time macro nogj 6955d 18h /or1k/tags/stable_0_2_0_rc3/or1ksim/debug/
1508 Remove m{f,t}spr calls where we can access the spr directly nogj 6955d 18h /or1k/tags/stable_0_2_0_rc3/or1ksim/debug/
1506 * Remove very slow {set,test}sprbit{,s} functions.
* Remove uses of getsprbits in time critical functions.		 nogj 6955d 18h /or1k/tags/stable_0_2_0_rc3/or1ksim/debug/
1487 Remove useless *breakpoint argument from the {set,eval}_direct* functions nogj 6993d 22h /or1k/tags/stable_0_2_0_rc3/or1ksim/debug/
1471 Rewrite the interactive mode handling to also work in the recompiler nogj 7046d 13h /or1k/tags/stable_0_2_0_rc3/or1ksim/debug/
1457 Fix typo in the debug unit configureation nogj 7046d 14h /or1k/tags/stable_0_2_0_rc3/or1ksim/debug/
1432 Collect most of the cpu state variables in a structure (cpu_state) nogj 7046d 14h /or1k/tags/stable_0_2_0_rc3/or1ksim/debug/
1376 aclocal && autoconf && automake phoenix 7080d 18h /or1k/tags/stable_0_2_0_rc3/or1ksim/debug/
1359 Pass private data in readfunc/writefunc callbacks nogj 7087d 09h /or1k/tags/stable_0_2_0_rc3/or1ksim/debug/
1358 Modularise config file parseing. Paving the way for further modularisation. nogj 7087d 09h /or1k/tags/stable_0_2_0_rc3/or1ksim/debug/
1351 Reindent create_watchpoints useing a more compact indentation style nogj 7096d 12h /or1k/tags/stable_0_2_0_rc3/or1ksim/debug/
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7096d 12h /or1k/tags/stable_0_2_0_rc3/or1ksim/debug/
1347 Remove backup file nogj 7107d 23h /or1k/tags/stable_0_2_0_rc3/or1ksim/debug/
1308 Gyorgy Jeney: extensive cleanup phoenix 7301d 07h /or1k/tags/stable_0_2_0_rc3/or1ksim/debug/
1249 Downgrading back to automake-1.4 lampret 7466d 07h /or1k/tags/stable_0_2_0_rc3/or1ksim/debug/
1244 Added "cm" command to copy data inside memory.
Make or1ksim work on little endian platforms.
Port to Mac OS X.
Some bugfixes.
Allow JTAG write access to read-only memory regions.		 hpanther 7468d 15h /or1k/tags/stable_0_2_0_rc3/or1ksim/debug/
1151 *** empty log message *** phoenix 7765d 13h /or1k/tags/stable_0_2_0_rc3/or1ksim/debug/
1147 remove unneeded include phoenix 7766d 03h /or1k/tags/stable_0_2_0_rc3/or1ksim/debug/
1117 Ignore generated files for CVS purposes sfurman 7809d 07h /or1k/tags/stable_0_2_0_rc3/or1ksim/debug/
997 PRINTF should be used instead of printf; command redirection repaired markom 7997d 21h /or1k/tags/stable_0_2_0_rc3/or1ksim/debug/
970 Testbench is now running on ORP architecture platform. simons 8005d 08h /or1k/tags/stable_0_2_0_rc3/or1ksim/debug/
884 code cleaning - a lot of global variables moved to runtime struct markom 8041d 19h /or1k/tags/stable_0_2_0_rc3/or1ksim/debug/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.